
2 p(mx)

# NASA TECHNICAL MEMORANDUM

NASA TM X- 62,241



December 1972

Reproduced by
NATIONAL TECHNICAL
INFORMATION SERVICE
US Department of Commerce
Springfield, VA. 22151

PRICES SUBJECT TO CHANGE

# ATTENTION

AS NOTED IN THE NTIS ANNOUNCEMENT,
PORTIONS OF THIS REPORT ARE NOT LEGIBLE.
HOWEVER, IT IS THE BEST REPRODUCTION
AVAILABLE FROM THE COPY SENT TO NTIS.

# TABLE OF CONTENTS

		Page
SUMMA	ARY	1
1.	INTRODUCTION	1
1.1	Test Results	2
1.2	Recommendations	5
2.	GENERAL SYSTEM OPERATION	5
2.1	System Test Arrangement	5
2.2	Description of the Hard Decision Sequential Decoder .	7
2.3	Installation	10
3.	THEORY OF OPERATION	16
3.1	System Discussion	16
3.2	Design Concepts for the Hard Decision Sequential	18
	Decoder	
3.3	Algorithm Flow Chart	22
4.	DETAILED CIRCUIT OPERATION	24
4.1	<pre>Input/Output Board</pre>	24
4.2	Syndrome Generator	26
4.3	Information Memory Shift Registers	26
4.4	Information Memory Control	27
4.5	Main Memory	28
4.6	CPU Backup Counter and Interface	31
4.7	Syndrome Corrector #1	31
4.8	Syndrome Corrector #2	32
4.9	Backup Buffer	,32
4.10	Algorithm Logic	33

# TABLE OF CONTENTS (cont'd)

																														<u>Page</u>
5.	MA	ΙN	TEI	IA	NC	Έ	•					•				•	•		•		•									34
5.1			im																											
5.2	De	СО	de	r	Fa	i l	S	to	F	as	s	E۱	rr	or	Fr	·ėe	. [	)ai	ta		•		•				•	•	•	35
5.3			de te																								•		•	36
APPEN	NDI	Χ	I	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•	•	•	•	•	•	I-1
APPEN	NDI	Χ	ΙΙ	•	•		•	•			•		•	•	•	•		•	•	٠	•	•	•	•	•	•	•	•	•	II-1
APPEN	NDI	Χ	ΙI	I	•	•	•	•	•	•			•		•	•		•	•	•	•	•	•	•	•	•	•	•	•	III-1
APPEN	NDI	χ	I۷									•			•	•	•	•						•		•	•	•		IV-1

#### A HIGH SPEED SEQUENTIAL DECODER

By Henry Lum, Jr.

Ames Research Center

#### SUMMARY

The performance and theory of operation for the High Speed Hard Decision Sequential Decoder are delineated in this report. The decoder is a forward error correction system which is capable of accepting data from binary-phase-shift-keyed and quadriphase-shift-keyed modems at input data rates up to 30 megabits per second. Test results show that the decoder is capable of maintaining a composite error rate of  $1 \times 10^{-5}$  at an input  $E_b/N_0$  of 5.6 dB. This performance has been obtained with minimum circuit complexity.

#### 1. INTRODUCTION

The High Speed Hard Decision Sequential Decoder (HDSD) developed by Linkabit Corporation under Contract NAS2-6411 is a forward error correction system which is capable of accepting data from binary-phase-shift-keyed (PSK) and quadriphase-shift-keyed (QPSK) modems at data rates up to 30 megabits per second. The HDSD uses a constraint length k=41 or k=33, rate 1/2, systematic convolutional code which is transparent to  $180^{\circ}$  phase ambiguities. All synchronization circuits are contained within the HDSD and the system does not require frame or block synchronization.

The development of the HDSD followed a feasibility study contract (NAS2-6024) completed by Linkabit Corporation in January 1971. Investigations of coding systems which could be utilized for high data rate links were accomplished under this contract. High decoder performance with minimum circuit complexity was established as the contract goal. The HDSD development was undertaken to investigate the feasibility of constructing a hardware coding system with commercial logic elements, for operation at extremely high speeds.


The test results indicate that the performance goals established in the feasibility study contract have been achieved. The HDSD shows a performance gain of 4.0 dB (worst case  $E_{\rm b}/N_{\rm 0})$  over an uncoded system at an input data rate of 35 megabits per second (Mbps) and an output error rate of  $1x10^{-5}$ . The signal energy transmitted by an uncoded system would have to be more than doubled to achieve these same performance goals. The performance gain at lower data rates, e.g., 2 Mbps, is slightly greater, approximately 4.5 dB over an uncoded system.

#### 1.1 Test Results

The decoder was first evaluated in the operational mode which would achieve error rates as low as  $10^{-8}$  with relatively little additional signal power. The configuration of the decoder was as follows: constraint length k=41, memory size of 65k bits, and a computation rate of 100 MHz. The composite output error rate was held constant at  $10^{-5}$  and the input errors were varied at each of the selected data rates to achieve the specified composite output error rate. (The composite output error rate is the overall system error rate which includes errors caused by memory overflows as well as undetected errors.)

The performance of the decoder is shown in figure 1, wherein the input data rate (input symbol rate is twice the data rate) is plotted against the normalized signal-to-noise ratio (SNR 4  $E_b/N_0$ ) of the input data bits. The performance curve exhibits the following characteristics for the Hard Decision Sequential Decoder (HDSD): At lower data rates, less signal energy is required to achieve a composite output error rate of  $10^{-5}$ ; as the data rate is increased, more signal energy is required to maintain the specified performance up to its asymptotic limit (approximately 35 megabits per second (Mbps) input data rate). The required signal energy is lower at the low data rates due to the increase in the speed factor, which is defined as the ratio of the computation rate to the data rate. (A computation is the evaluation and testing of a metric value as the HDSD "looks" forward or backward one branch of the state-diagram or trellis diagram.) The significance of the increased speed factor is that the HDSD is able to perform a greater number of computations for each bit decoded. As the data rate is increased, the average number of computations permitted per bit is decreased and hence, the signal energy must be increased to maintain the composite error rate of  $10^{-5}$ .

The asymptotic limit of the HDSD is reached at the 35 Mbps data rate due to the accumulation of propagation delays for various signals throughout several circuit boards, especially in the Input/Output board. This performance limitation could be improved



by the optimization of the signal paths in all the circuit boards but this would involve extensive test time and redesign, especially in the physical placement of circuit elements on the board.

If the constraint length k is changed from 41 to 33 with all other conditions maintained constant (computation rate at 100 MHz, composite error rate at  $10^{-5}$ , and variable input errors), the performance of the HDSD is slightly improved as shown in figure 1. This improved performance is due to a shorter decode path (the number of possible decoding states in a state-diagram increases exponentially with the constraint length k) which results in a decreased number of overflows. (An overflow occurs when the number of branches of received data in the buffer waiting to be decoded exceeds the buffer size.) As the overflows decrease, undetected errors increase, (due to the less powerful coding performance with a shorter constraint length code) but are not as great as the errors due to overflows. Hence, the composite error rate is decreased, showing an improvement in the HDSD's performance at the specified evaluation parameters. However, if the signal input energy is decreased  $(E_b/N_0)$  is lower than 5.0 dB), the composite error rate curve for the HDSD will shift to the right of the k=41 curve, i.e., the HDSD performance with a constraint length k=41 will be better.

The difference in performance can be readily understood if one examines the HDSD system operation during an overflow condition. When overflows occur, they typically come in bursts of 17 or more. The burst condition is the effect of many resync trials which the HDSD must undergo before it can successfully start decoding again. During this time the data is completely uncorrected and many errors (typically 10 errors per overflow) occur. If the input SNR is maintained at a fairly reasonable level, e.g., approximately 5.2 dB, then the overflows can be reduced by a reduction in the constraint length, i.e., k=41 to k=33. This has the effect of a shorter decoding path; undetected errors will be higher for the k=33 length, but the number of undetected errors will still be lower than that resulting from an overflow condition. Hence, the composite error rate of the system will be improved.

The equipment performance will also be affected by changing two other variables, Memory Size and Computation Rate, which are controlled by front panel switches. Both parameters will decrease the performance capabilities of the HDSD. If for some reason the maximum coding delay cannot be tolerated, the memory size can be decreased; however, the system will not perform as effectively in the state-diagram search as with the maximum memory size. Here, performance will be traded for shorter decoding delays. Use of the 1 MHz computation rate is primarily for test purposes, i.e., signal tracing is much easier at a lower data and computation rate.

Operation of the HDSD at input data rates greater than 30 Mbps is not recommended. As the speed of the system is increased, additional heat is generated by the shift registers (saturated logic) which, in turn, causes an additional heat rise on the MECL 10,000 series. This additional heat rise may have been the contributing factor in the failure of several MECL 10,000 devices at the higher data rates.

#### 1.2 Recommendations

The HDSD development was undertaken to determine the feasibility of data decoding at very high input data rates. However, if it is anticipated that the unit will be made part of an operating system, it is recommended that the following actions be undertaken to optimize the performance of the Hard Decision Sequential Decoder:

- (a) Locate the "hot spots" in the equipment, measure the temperature rise of critical circuits, and redesign the board if necessary.
- (b) Measure the propagation delay of all critical signals and redesign the circuit as required.
- (c) Investigate new fabrication methods, e.g., stack-type construction similar to hybrid circuits using integrated circuits dies. This will greatly reduce the propagation delay.
- (d) Conduct more extensive data tests to determine the influence of different parameters, e.g., constraint length, speed-up factor, etc., on the composite error rates at different input data rates.

#### 2. GENERAL SYSTEM OPERATION

#### 2.1 System Test Arrangement

The Hard Decision Sequential Decoder was evaluated with the NASA/Ames High Speed Data Test Set. The test configuration shown in figure 2 was used to evaluate the system. The High Speed Test Set contains a data generator (511 bit PN sequence and a fixed format sequence), data encoder, a digital noise generator, and a data multiplexer. The error counter, also designed and built by ARC, contains an overflow counter and a self-synchronizing error comparator. Information on the Digital Noise Generator is included in Appendix I of this report. The convolutional encoder is a rate 1/2 systematic coder with constraint lengths of k=33 and k=41. The shift register taps for the generation of the parity bits correspond to a connection vector of 71547370131746 (octal representation).




Figure 2. HDSD/ARC High speed data test set interface.

#### 2.2 Description of the Hard Decision Sequential Decoder

All external controls for the HDSD are located on the front panel of the unit and are shown in figure 3. A description of each of the controls follows:

#### (a) On-Off Control

The on-off control is mounted on the left center of the front panel. It is a lighted, push-on, push-off type switch.

#### (b) Clear Switch

The clear switch is mounted in the right center of the front panel. It is a lighted push button momentary contact type switch. The function of the clear button is to reset the internal state of the decoder. It must be depressed when the unit is turned on and whenever the data rate range switch or the memory size is changed. The clear switch is also used to clear the decoder from a bad system state.

#### (c) Constraint Length Switch

The constraint length switch is a two position toggle switch. In one position, the decoder will decode data which was encoded by a constraint length 41 encoder. In the other position, the constraint length is 33.

#### (d) Memory Size Control

The memory size control is located in the upper left corner of the panel and is an eight position rotary switch. The function of the memory size switch is to control the total delay through the decoder. The delay through the decoder is variable from 1,000 bits to 64,000 bits. The minimum memory size in the highest data rate range is 4,000 bits. Normally, the largest memory size consistent with the tolerable decoding delay should be used, as this will result in the best performance. Whenever the position of the memory size switch is changed, the clear button must be depressed in order to enter the new position of the switch into the decoder.




Figure 3. LS4157 Hard Decision Sequential Decoder

#### (e) Data Rate Range

The data rate switch is located in the upper right portion of the panel and is a three position rotary switch. Three overlapping data rate ranges are provided: 0 through 20 kHz, 10 kHz through 5 MHz, and 160 kHz through 50 MHz. The clear switch must be depressed after changing the data rate range.

#### (f) Serial/Parallel Control

The serial/parallel control is located in the lower left portion of the front panel and is a two position toggle switch. The switch controls the format of the input data. In the serial mode, data from the serial data input is clocked in at the symbol rate and converted to two line parallel data at the data rate. The input symbol rate clock is divided by two and provided as the output clock.

#### (q) PSK/QPSK Control

The PSK/QPSK Control is a two position toggle switch and is located in the lower left portion of the front panel. This control affects the operation of the node sync circuitry. In the PSK mode, when the node sync circuitry determines that the present node sync is incorrect, the node sync causes the timing to slip one symbol clock time. In the QPSK mode, when a bad node sync state is detected, the node sync is changed by interchanging two successive symbols and inverting one.

#### (h) Computation Rate Switch

The computation rate switch is located in the lower right portion of the panel and is a two position toggle switch. In one position, the internal computation rate of the decoder is at its maximum. In the other position, the internal computation rate of the decoder is divided by 128. The main use of this control is during system checkout. Normally it is desirable for the computation rate to be as high as possible since this results in the best performance.

#### (i) Error Indicator

The error indicator will light whenever the decoder determines that the output data is unreliable. There are three conditions that can cause the error indicator to light: depressing the clear switch, a node sync

state change, and a main memory buffer overflow. In the first two conditions, if the error indicator comes on, it will remain on until one buffer full of data is clocked out. In the case of buffer overflow, the indicator will stay on for 500 bit times or more, depending on the input error rate.

If the error indicator turns on and remains on, then either the input error rate is too high, the decoder inputs are improperly connected, or the decoder is malfunctioning.

#### 2.3 Installation

#### 2.3.1 General

The Hard Decision Sequential Decoder (LINKABIT LS4157 system) is packaged for standard 19-inch rack installation. However, the system can be operated in any configuration, the only requirement being that the fans be unimpeded and either the top or bottom --preferably both -- be free to pass the exhaust air. A block diagram of a communication system utilizing the LS4157 is shown in figure 4. The decoder is located between the receiver modem and data sink.

#### 2.3.2 Connection of Power Cable

The power cable from the decoder chassis must be connected to the two terminal blocks on the rear of the power supply chassis. The power cable contains switched AC power to the power supplies and power, sense, and ground wires. Connect the power cable to the power supply in accordance with figure 5 (drawing WD 1025). USE EXTREME CARE. If the cable is connected incorrectly, the system can be seriously damaged. The cable has been laced so that errors are difficult, however, the possibility of incorrect connection remains. It is, therefore, STRONGLY RECOMMENDED that all circuit boards be removed before turning on the power. Voltage checks should then be made using figure 6 (WD 1026) as a guide to insure that the above connections are properly made.

#### 2.3.3 AC Power

The LS4157 is designed to operate from standard 120 volt, 60 Hz power line. The power cord plugs into the male receptacle in the rear panel of the decoder chassis. A three wire power cord is provided and it is recommended that the system not be operated without grounding. The AC line is fused with a 7 amp fuse located on the rear panel.







Figure 4. Communication system with the LS4157.









power. chassis main fordiagram Wiring 9

#### 2.3.4 Input/Output Signals

All input and output signal connections are made by means of miniature coaxial connectors on the front panel. The front panel is shown in figure 3. In all cases, 50 ohm cables should be used. The clock input is connected to the clock input terminal. The rate of the clock should be equal to the symbol rate. The clock and the data should be phased so that the data changes occur on the rising edge of the clock.

In serial mode the data is connected to the serial data input connector, and the serial parallel mode switch is placed in the serial position. In the parallel mode, the mode switch is placed in the parallel position and the two data lines are connected to the parallel input connectors. The order in which they are connected is unimportant. All input lines are terminated internally with 50 ohm resistors to -2 volts. Input signals should be compatible with ECL logic levels. Drivers should be capable of supplying 25 ma. in the logic one state.

There are three outputs: clock, data, and the error indication. The data clock will always be at the data rate regardless of whether serial or parallel mode is selected. The data output will have its transitions defined by the positive going edges of the data clock. The error indication output is normally logic 0 rising to a logic 1 when the output is likely to contain errors, and returning to the 0 state when the error condition terminates. The output drivers are MECL 10,000 compatible and are capable of driving a 50 ohm load terminated to -2 volts.

#### 2.3.5 Interface Specifications

The fundamental specifications for the transmitter and receiver circuits are outlined in figure 7. These specifications apply whether a particular transmitter or receiver is used for data or clock signals. The decoder section requires either an R or 2R clock depending on whether the mode of the decoder is serial or parallel and outputs on R clock where R is the data rate. The decoder requires that the input clock and data have the timing relation shown in figure 7, i.e., data transitions can occur only at positive going transitions of the associated clock. The duty cycle of the input clock is not critical, however, a 50% duty cycle will be 50% in serial mode and will have the same duty cycle as the input clock in the parallel mode.

# Transmitter\*

Logic one

greater than  $-1.0 \,\mathrm{V}$  (more positive)

Logic zero

less than -1.65 V (more negative)

terminated with  $50\Omega$  into -2.0 V

#### Receiver

Logic threshold

-1.29 V

Input impedance

 $50\Omega$  into -2.0 V

## Clock timing relationship




Figure 7. Interface specifications.

#### THEORY OF OPERATION

The theory of operation for the Hard Decision Sequential Decoder will be explained in two sections. The first section is a discussion of the decoder operation from a system block diagram approach (see figure 8). The next section gives more detailed information on the theory of operation. Detailed background information, of a general nature, is delineated in Appendix II.

## 3.1 System Discussion (use figure 8 as a reference).

A block diagram of the Hard Decision Sequential Decoder is shown in figure 8 (drawing 2-00155). The input buffer receives the input symbols from the channel in either serial or parallel form. If the input is serial, then it is converted into two parallel lines. One line represents the information bits and the other line represents the check bits. The information bits are clocked into a 65,000 bitlong shift register to delay them until the corrections are ready. The information bits and check bits are both fed into a syndrome generator (see Section 3.2) which generates the syndrome of the received symbols.

The syndrome passes into the I/O memory buffer where it is collected into 64 bit words and stored in the 65,000 bit Random-Access Memory (RAM). The memory is organized into 1024 words, 64 bits/word, and uses the AMS 6002 memory IC. Before a new word is written into a particular location in the RAM, the present contents of that location are read out and loaded into the I/O memory buffer, following which the new input word is written into the RAM. The word which was read from the RAM is the decoded information error sequence. This sequence is mod-2 added with the delayed information bits resulting in the corrected information bit stream.

When the CPU (the decoding logic) requests a new syndrome word from the RAM, a 64 bit word is read from the RAM into the CPU memory buffer. On the same cycle, the present contents of the CPU memory buffer are written back into the RAM in the same location. The 64 bit word read from the RAM is shifted into the CPU, 8 bits at a time, on demand from the CPU. This 8 bit word is converted from TTL logic levels to ECL logic levels and loaded into the CPU interface register.

The syndrome bits are then shifted out of the interface register one bit at a time into the fourth bit position of the syndrome corrector. The output of the fourth bit of the syndrome corrector, S4, is shifted into the algorithm logic. The algorithm logic determines whether: 1) to proceed forward or backward; 2) whether the present node contains an information error; 3) the amount by which the decoder metric should be changed. If the algorithm logic




diagram. HDSD block ω. Figure

determines that the syndrome contains an information bit error, the syndrome is exclusive-ORed with the code connection vector, thus removing the effects of the information error.

The information and check bit hypotheses are shifted into a buffer where it is stored in a  $64 \times 8$  bit RAM which serves as the backup buffer.

The backup buffer enables the decoder to backup and return to previous nodes in order to try alternate paths through the decoding tree. Before a new hypothesis word is written into the backup buffer, the present contents of the location to be written into are first read out. This word is shifted into the CPU interface register and is the decoded information error sequence.

When the CPU interface register has been filled with a new 8-bit word, it is loaded into the CPU memory buffer through the MECL-TTL interface. When a new 64-bit word is collected in the buffer, the memory is signalled that an access is required and the 64-bit word stored in the main RAM and a new 64-bit word are brought into the decoder.

When the decoder backs up, the syndrome bits that fall off the left side of the syndrome corrector are shifted into the right side of the information hypothesis backup buffer.

The decoder node synchronization is obtained by examining decoder threshold changes. If node sync is correct, then the decoder metrics are such that the rate of threshold tightenings will exceed the rate of threshold loosenings. If the node sync state is incorrect, the rate of threshold loosenings will exceed the rate of threshold tightenings. If the rate of threshold loosenings exceeds the rate of threshold tightenings for a long enough period of time, then a bad sync state is indicated. The sync detector outputs a signal to the input buffer which causes the interpretation of the channel input symbols to be reversed. The memory CPU address pointer is set equal to the I/O address pointer and the decoder attempts to resume decoding in the new sync state.

## 3.2 Design Concepts for the Hard Decision Sequential Decoder.

The LS4157 Hard Decision Sequential Decoder has been implemented as a syndrome decoder for a rate 1/2 systematic code. A received information bit and a received parity bit are input to the decoder at each bit time. To form the code syndrome, the received information bits are passed through a replica of the encoder and the generated parity bits are exclusive-ORed with the received parity bits. Figure 9 shows a representation of the encoder, channel, and syndrome calculator for a K=3 code. The noisy channel is modelled by the mod-2 addition of occasional errors (ones) to the encoder information and parity streams.




Figure 9. Communication system with the syndrome decoder.

Clearly, in the absence of noise, the syndrome bits input to the decoder are all zero regardless of the information sequence. This is because the parity bits generated in the syndrome calculator,  $\underline{p}$ , and the received parity bits,  $\underline{p}$ , are both equal to the actual parity bits,  $\underline{p}$ . Thus, since the code and the channel action are linear, the syndrome is a function only of the noise sequences. We can assume, therefore, without loss of generality, that the all zeros code sequence is transmitted.

This being the case, note that a single error in the information stream manifests itself in figure 9 as three consecutive l's in the syndrome. In general, an information error causes the code generator to be exclusive-ORed into the syndrome. Each parity error, on the other hand, causes a single l to be exclusive-ORed into the syndrome.

It can be shown that putting the received data into the form of a syndrome is information lossless. A decoder operating on  $\underline{s}$  can perform as well as one operating on  $\underline{i}$  and  $\underline{p}$ . The function of a decoder operating on a syndrome sequence is to determine the most likely information and parity error sequences that could have resulted in that particular syndrome sequence. For a binary symmetric channel, this corresponds to determining the minimum weight error sequence consistent with the syndrome. The decoder forces the syndrome sequence to zero, by exclusive-ORing a "l" where it believes a parity error occurred, and the code generator similarly reacts where it believes an information error occurred.


A syndrome sequential decoder keeps track of a metric as it "zeros" the syndrome. Each time it hypothesizes the occurrence of an error, the metric decreases. When it hypothesizes no error, the metric increases. If the decoder finds it has to correct too many errors in forcing the syndrome to zero, it will back up and change hypothesized information error decisions. Note that each information error decision affects the syndrome over a full constraint length.

Functionally, the syndrome decoder can be viewed as a box whose input is a syndrome sequence, and whose eventual output is an information error location sequence. This sequence is then used to correct errors in the received information sequence to form the decoder output.

The LS4157 incorporates two modifications to the basic Fano algorithm that improve computational efficiency. The first of these modifications is called "double quick threshold loosening." This scheme greatly reduces the number of short searches required. The

decoder can decode past all single isolated errors and nearly all isolated pairs of errors without initiating a backsearch. The technique capitalizes on code structure and a particular choice of branch metrics and threshold spacing by permitting the threshold to be lowered twice without a backsearch if the present value of threshold was reached by tightening twice.

The second new modification is called "diagonal steps." The technique of "diagonal steps" may be understood by considering the tree diagram below.



In the unmodified Fano algorithm, the decoder's attention is restricted to nodes 1, 2, 3 and 4 if the present search node is at node 2. The decoder could step forward to either node 3 or 4 or step back to node 1. If nodes 3 and 4 are both below threshold but node 6 or 7 is above threshold, the decoder must first step back to node 1, then forward to node 5, then forward to node 6 or 7 for a total of three steps. The diagonal step technique permits the decoder to go from node 2 to node 6 in only one step thus saving two computations. Furthermore, when moving forward, the modified algorithm always chooses the best node of 3, 4, 6, 7 to be searched first. If the branch of the tree stemming from node 6 is searched first but subsequently violates threshold, the decoder will return to node 5. Since the branches stemming from nodes 3 and 4 have not yet been searched, the decoder can step directly from node 5 to node 3 instead of getting there by first returning to node 1. This special "move" also saves two computations. The above technique is effective on short searches since the best nodes are always searched first, thus avoiding many back searches. The technique is also effective on long back searches since two computations are saved every time the decoder returns to the forward mode from the backward mode, a very frequent occurrence.

#### 3.3 Algorithm Flow Chart

The Hard Decision Sequential Decoder algorithm is flow charted in drawing no. 2-000155. Suppose that the decoder is presently in the look forward mode. The present search node syndrome bit, F1, is tested. If F1 is a 0, the metric is tested for a possible threshold tightening. If the metric equals five, then the threshold is tightened by setting the metric to one. Since the threshold is being tightened, the quick threshold loosening flag, L, is incremented by 1, if less than 2. The decoder then steps forward and re-enters the look forward mode.

If syndrome bit F1 is equal to 1, then the previous node check bit, F2, is tested. If this bit is equal to 1, then we are in a situation in which it appears that the previous node contains an information error, since we have seen two syndrome bits in a row equal to 1. Since we have already taken the penalty for the error on the previous computation, we simply check whether the threshold may be tightened and increment the metric by one or tighten as required and step diagonally. The diagonal step is the same as the forward step, except that the connection vector is exclusive-ORed into the syndrome corrector. The decoder then reenters the look forward node.

If the present syndrome bit, Fl, equals 1 and the previous node check bit, F2, equals 0, then this node is a tie node. In order to take the tie, the metric must be greater than or equal to six. Since the metric is decreased by five on nodes that contain a single error, if the value of the metric is greater than or equal to six, then subtracting five will permit the metric to remain greater than or equal to one. A metric of zero or less is a threshold violation. If the metric is greater than or equal to six, then five is subtracted from the metric and the decoder steps forward. If the metric had been less than six, then the quick threshold loosening indicator bit, Ll, is tested. If Ll is equal to 1, then the threshold may be lowered. Since the threshold spacing is equal to five and we are at a tie node which results in a reduction in metric by five, the net result will be no change in the metric. The quick threshold loosening indicator is reduced by one and the decoder steps forward and re-enters look forward mode. If LI had been equal to zero, then both of the available quick threshold loosenings have already been used and there is no way to proceed forward without violating threshold. Since F2 is equal to zero, we know that the previous node must have been a good node and we incremented the metric to get to our present position. Therefore, 1 is subtracted from the metric and the decoder steps back and enters the look back mode. It should be noted that the decoder always steps forward along the upper branch of the tree in a step forward mode. The upper branch of the tree corresponds to assuming

that there is no information error on the present node. All changes in this assumption are accomplished by diagonal steps, i.e., either the diagonal steps that appear in a look forward mode or the diagonal steps that appear in a look back mode.

In the look back mode, B13, the backup overflow indicator is tested. If B13 is a 1, the backup buffer has overflowed. It is then necessary to lower the threshold and re-enter the look forward mode. In order to do this, however, we must look at the present node syndrome bit, F1, to determine the change in the metric. If F1 is equal to 0, then the metric is incremented by 1. The threshold is not loosened directly, but the quick threshold loosening flag, L, is incremented by 1 so that the first time that the decoder violates threshold on the following forward move, the threshold will be lowered. If, on the other hand, the syndrome bit F1 is equal to 1, then the present node is a tie node, and the threshold may be lowered by simply not changing the metric. The decoder then steps forward and re-enters the look forward mode.

If we are not in a backup overflow situation, then B13 will be equal to 0. We then test bit F6, the previous node syndrome bit. If F6 is equal to 1, then we test the present syndrome bit F1. If this bit is also equal to 1, there are no possible ways to re-enter the look forward mode. Since we are on a tie branch, when we backup we must increment the metric by 5. If F1 was a 0, however, we do have an alternate path available provided that the metric is greater than or equal to 6. We test for this situation, and if it is present, then we may re-enter the look forward mode after subtracting 5 from the metric. Otherwise we add 5 to the metric and step back.

If bit F6 had been equal to 0, we test bit F2, the previous node check bit. If F2 is equal to 1, then we are looking back into a node where we hypothesized a double error. There is no way to turn around and proceed forward since all available nodes forward from this point have been searched. We must, therefore, step back and add ll to the metric which was the penalty for the double error on the forward move. If F2 is 0, we must then test to see if we may lower the threshold. We may lower the threshold if the metric is presently equal to 1. If the metric is equal to 1, we lower the threshold then by setting the metric equal to 7. We then step forward and re-enter the look forward mode. If the metric is not equal to 1, we test the present syndrome bit F1.

If Fl is a zero, the only available forward moves involve accepting a double error penalty on the previous node, plus a tie penalty on the present node. In order to do this, the metric must be greater than or equal to 18. If it is, we then subtract 17 from

the metric and take a diagonal step. If it is less than 18, we have no forward move available, and we subtract 1 from the metric and backup.

If the present syndrome bit, Fl, is equal to 1, then our only forward move requires a double error penalty on the previous node and a good node metric at the present node. The metric must be greater than or equal to 13. If it is not, we subtract 1 from the metric and backup. If it is, we must check for the possibility of a threshold tightening in this case, since the effective move here is to backup 1, proceed forward along the lower branch, and then proceed forward along the upper branch. It is possible for this to involve a threshold tightening if the present value of the metric is equal to 17. If the metric is not equal to 17, we subtract 11 from the metric and take a diagonal step. If the metric is equal to 17, we set the metric equal to 1 and increment the quick threshold loosening flag, L, by 1 and take a diagonal step.

#### 4. DETAILED CIRCUIT OPERATION

The schematics are located in Appendix III and the wire list in Appendix IV. Card locations are summarized in figure 10.

#### 4.1 Input/Output Board, Location A, Schematic 4-000172

The incoming signals and the clock are buffered into the decoder using a MECL 10,115 quad line receiver. The coaxial input lines are terminated in 50 ohm resistors to -2 volts at the inputs to the line receivers. The incoming data is then passed through a set of gates which format the signals according to the serial/ parallel control switch. If the data input is serial then the data is clocked serially through the three flip-flop register. If the input is parallel, then bit 2 is clocked into the middle flip-flop and bit I is clocked into the first flip-flop and into the third flip-flop in complemented form. (This is to provide the appropriate function in case the parallel input is from a QPSK modem.) The output of the three flip-flop register is then passed through gates and clocked into two flip-flops for output. The intermediate set of gates is used to determine node sync. In one sync state the bits are taken from the first and second flip-flops, and in the other sync state they are taken from the second and third flip-flops. The information bits are then converted from serial format to a four line parallel format, converted to TTL levels, and passed on to the information bit memory. The information bits and check bits are also fed to the syndrome generator. The syndrome is returned to the I/O Board, where it is converted to four line parallel format. converted to TTL levels, and passed on to the main memory buffer

Card Location	Card Type
Α	Input/Output
В	Syndrome Generator
С	Information Memory Shift Register
D	Information Memory Shift Register
Е	Information Memory Control
F	Main Memory Buffer
G	Main Memory
Н	Main Memory Buffer
J	Main Memory
К	Main Memory Buffer
L	Main Memory
M	Main Memory Buffer
 <b>N</b>	Main Memory
P	Main Memory Control
Q	Backup Counter and Interface
R	Backup Buffer
S	Syndrome Corrector #1
Т .	Syndrome Corrector #2
Х	Algorithm Logic

Figure 10

boards. In serial mode, the input symbol clock is divided by two in IC 49. The data rate clock is then divided by four in IC 9, converted to TTL levels, and passed on to the Information Bit and Main Memory.

The delayed information bits from the Information Bit Memory are converted from TTL to ECL logic levels and converted from four line parallel to serial format. The delayed information bits are brought out inverted to TPB. The delayed information bits are then mod-2 added with the error sequence, reclocked in IC 19, and passed through a line driver to the data output connector.

The information error sequence from the Main Memory is converted to ECL logic levels and from four line parallel to serial format. They are brought out inverted on TP 10. The information error sequence is then passed through an 8-bit shift register, gated with the error indicator and then mod-2 added with the delayed information bits.

The error indicator bit from the Main Memory control board is converted to ECL levels, gates the information error sequence, is reclocked and then buffered through a line driver to the output connector.

4.2 Syndrome Generator, Location B, Schematic 4-000157

The syndrome generator encodes the received information bits. The generated check bits are mod-2 added with the received check bits to form the syndrome.

The encoder is a duplicate of that which is used in the transmitter. Two constraint lengths are provided, K=33 and K=41. The connection vector for the code is 71547370131746, expressed octally for K=41. The K=33 code is the truncation of the K=41 code.

The syndrome generator is implemented using MECL MC 10131 flip-flops with MC 10107 mod-2 adders connected between the appropriate stages. The inverted syndrome is brought out to TP 5.

4.3 Information Memory Shift Registers, Locations C and D, Schematic 4-000160

Each of the two memory boards contains two identical circuits. The four line parallel information bit stream is converted to 16 line parallel by IC's Al - A2, and Bl - B2 on the two memory boards. Each of the 16 lines is then delayed by a 4096 bit MOS shift register.

Each 4096 bit shift register consists of three 1024 bit registers and a quad 256 bit register. Taps are provided at 256, 512, 1024 and 2048 bits so that the memory size can be reduced. (Reduction in memory size is primarily for test purposes.) The appropriate tap is selected by a multiplexer which is controlled by the memory size switch. The 16 line parallel shift register outputs are converted back to 4 line parallel by IC's A28 - A29 and B28 - B29 on the two boards. The 4 line parallel outputs are available on TP4 and TP10.

In the high speed mode, each of the sixteen 4096 bit shift registers is clocked at 1/16 of the data rate. Since the shift registers have a minimum guaranteed speed of 10 kHz, the high speed mode may be used with confidence at data rates down to 160 kBPS. For practical purposes, however, at 25°C ambient temperature, the shift registers work satisfactory at much lower speeds. In the high speed mode, the data simply shifts straight through the memory.

In the medium speed mode, each of the shift registers is clocked at the data rate and each data bit is circulated through the memory 16 times. Smaller memory sizes than 4096 bits are provided by circulating the data through eight times or four times for 2048 and 1024 bits, respectively.

In the low speed mode, the shift registers are connected in a fully recirculating mode. A counter on the memory control board keeps track of the read/write point in the register. The data is recirculated by a 5 MHz clock.

## 4.4 Information Memory Control, Section E, Schematic 4-000159.

The data clock is divided by 4 on the I/O board. The result is again divided by 4 by IC 19. The shift register clock pulses are generated by IC's 29, 20 and 9. Memory size and data rate range switch positions are stored in IC's 1, 2 and 3. IC's 18 through 28 control the memory timing in the low speed mode. The remaining logic on sheet 1 generates various timing and control signals for the shift registers.

The node sync counter is also located on this board and is shown on sheet 2 of drawing 4-000159. IC's B2 - B5 form an up/down counter which is counted up on threshold tightenings and down on threshold loosenings. When the most significant eight stages reach all ones, the counter is prevented from counting up. If the counter underflows, the state of the node sync flip-flop, IC B7, is changed. Threshold tightenings that occur when the error indicator is on are ignored.

#### 4.5 Main Memory

The main memory provides up to 65k bits of storage for syndromes and the decoded information bit error sequence. The total delay through the memory and decoder may be reduced from 65k down to 1k bits in seven steps. The basic storage element is the AMS 6002, 1024 bit random access memory IC. The memory contains 64 of these IC's and is organized into 1024 words with 64 bits per word.

The memory has two asynchronous ports, one for I/O and one for the decoding logic. Data from the I/O section and from the decoding logic is buffered into 64-bit words for the main memory by TTL shift registers. The data from the I/O section is received in 4-bits parallel format by the main memory and converted back to 4-bit parallel for delivery to the output section. The interface to the decoding logic is 8 bits parallel due to the high operating rate of this section.

Control logic provides either the I/O section or the decoding logic section the memory cycles as they are required. Additional buffering is provided to allow for the delay that may be required due to a cycle in progress. One full 64-bit word is buffered for both the I/O and the decoding to allow this asynchronous operation.

# 4.5.1 Main Memory Board, Location G, J, L, and N, Schematic 4-000148

Each memory board contains 16 AMS 6002 random access memory (RAM) integrated circuits (IC). Associated with each RAM IC is a sense amplifier and write driver circuit. The sense amplifier is an MC1414 dual sense amplifier IC. The schematic of the typical write driver is shown as circuit A on the drawing. The circuit consists of two level shifters and inverters: To write a logic zero, 01 is turned on; to write a logic one, Q2 is turned on.

The ten address inputs, MAOF through MA9F, are buffered by TTL inverters and then converted to MOS levels by circuit B, the address driver. The reset input, RESF, and the clock input, MCLKF, are also buffered by TTL inverters and converted to MOS levels by circuits C and D. These circuits are similar to the address drivers, circuit B, except that emitter followers are added to provide more capacitance drive capability.

# 4.5.2 Main Memory Buffer, Locations F, H, K, and M. Schematic 4-000164

Each main memory buffer board contains a 16-bit slice of the I/O buffer, the decoder logic buffer and the write select gates. The I/O buffer consists of a 16-bit serial to parallel converter, a read holding buffer and a write holding buffer. IC's 21 and 22 form the serial to parallel converter.

The circuit effectively converts the serial input to a 2-bit parallel input since the shift registers are clocked on alternate clocks as controlled by signals INHA and INHB. When new syndrome data is shifted into the shift register, the decoder information error sequence is shifted out. The shift registers outputs are multiplexed together by IC 25. The result is fed to the I/O board and brought out to TP1.

While the information is shifting through the shift register, a memory cycle is requested. When the cycle is granted, the data read from the memory is loaded into the I/O read holding register, IC's 5, 6, 7 and 8. After the read part of the memory cycle, the data in the I/O write holding register (IC's 9, 10, 11 and 12) is selected by the write gates (IC's B1 through B16) and is written into the memory.

After the shift registers are each clocked eight times, the shift register contents are loaded into the write holding register and the contents of the read holding register are loaded into the shift register.

The CPU buffer registers operate in a similar manner.

#### 4.5.3 Main Memory Control, Location P, Schematic 4-000158

Timing signals for the memory cycles are generated by IC's A2, A3, and their associated timing resistors and capacitors. This circuit provides five independently adjustable time intervals. The operation of the circuit is similar to the "twisted ring counter" (or "Johnson Counter" where the complement of the last stage is fed back into the input) except that it is self clocking.

The clock from the CPU (which is the computation rate clock divided by 8) is counted by a 3-bit counter which indicates when the CPU buffer shift register has been emptied by the CPU. When the counter overflows, the carry term sets the CPU request flip-flop.

The clock from the I/O board (which is the data clock divided by 4) is counted in a 4-bit counter which indicates when the I/O shift register has been emptied. When the counter overflows, the I/O request flip flop is set. Every time an I/O cycle is taken, a 50  $\mu sec$ , retriggerable one shot is triggered. Should the one shot time out (only at lower data rates) a refresh cycle is requested.

The three possible requests (CPU request, I/O request, and refresh cycle) are ORed together and any request will start a new cycle by triggering the timing circuit immediately upon completion of any previous cycle.

The contents of the request flip-flops are then loaded into a 3 flip-flop register which drives a priority network. The priority network resolves simultaneous requests, first in favor of the CPU and then in favor of the I/O.

Three address counters are provided, one for I/0, one for CPU, and one for refresh. Note that only a 5-bit address counter is necessary for refresh. When the CPU and I/0 counters reach all ones, they are loaded with a number determined by the setting of the memory size switch.

When a cycle is started, the output of the priority network selects the appropriate address and loads it into the address holding register. If the CPU address and the I/O address become equal then the unit is either in an overflow or an underflow situation. An overflow situation exists if the last memory cycle was an I/O cycle. Underflow is indicated if the last cycle was a CPU cycle. When underflow occurs, the CPU request must be blocked since the data has not yet been input to the decoder. When the CPU request flip-flop is set and the CPU buffer shift register becomes half empty, the CPU computation clock is gated off by CPUNT until the present CPU request is honored and the new data is available in the CPU read holding register.

When an overflow occurs, the present I/O cycle request is blocked and the next two cycles are given to the CPU. Also, the internal states of the CPU are reset and the CPU buffer registers are cleared. The error counter is enabled which turns on the error indicator and disables corrections for the next 420 output bits.

When the clear button is depressed, the states of the controller are reset and the I/O and CPU address counters are set equal. The decoder is then placed in an overflow condition. The error counter is disabled until the I/O address counter cycles through all its addresses and the new input data reaches the output.

## 4.6 CPU Backup Counter and Interface, Location Q, Schematic 4-000151

The function of the backup counter is to determine when the decoder is moving forward to new nodes and to detect backup buffer overflow. An up/down counter is used to provide this function. The counter is identical to the backup buffer address counter. The least significant stages of the counter, Bl and B2, are a mod-4 shift counter. The most significant stages, B3 - B8, are a mod-63 linear shift register generator. When the counter reaches the zero state in the forward mode, flip-flop B12 is set, which indicates that new nodes are being reached. (Note that the "zero" state is defined as 010000 for B3 - B6.) When the counter reaches this state in the backward mode, a backup overflow is indicated by B13.

The memory interface circuit is an 8-bit parallel to serial converter with TTL to MECL and MECL to TTL level converters. Whenever the decoder progresses forward eight new nodes, an eight bit word from the main memory buffer is converted to MECL logic levels by the resistor networks,  $R_{\mbox{\scriptsize t}}$ , and loaded into the eight bit shift register R1 - R8. At the same time, the present contents of R1 - R8 are loaded into R9 - R16. The contents of register R9 - R16 are converted back to TTL logic levels and shifted into the main memory buffer.

The computation clock is divided by eight when moving forward to new nodes to generate CPCLK, which is converted to TTL levels and sent to the main memory control board.

The main memory overflow signal, CPOVT, is converted to MECL levels, buffered and sent to the other CPU boards, converted back to TTL levels and returned to the main memory control board as OVACNT.

### 4.7 Syndrome Corrector #1, Location S, Schematic 4-000152

The syndrome corrector is a right-left shift register with mod-2 adders located between the appropriate stages in accordance with the code. The first 22 stages of the syndrome corrector are on board #1. The remaining stages are on syndrome corrector #2.

The incoming syndrome bits are exclusive ORed into the register at stage S4 when proceeding forward to new nodes. The corrected syndrome at stage S4 is sent to the Algorithm Logic board when moving forward.

The contents of the syndrome corrector stage Cl is the check bit hypothesis. When moving forward, these bits are shifted into the backup buffer. When backing up, they are returned to the syndrome corrector.

The information error hypothesis, Fll, is also stored in the backup buffer when moving forward to new nodes. When backing up, they are returned to the syndrome corrector.

When backing up, the syndrome corrector also provides the information hypothesis, I3, and check hypothesis, C2, to the Algorithm Logic board.

# 4.8 Syndrome Corrector #2, Location P, Schematic 4-000153

This board contains stages S23-S42 of the syndrome corrector. The operation is identical to the circuitry on syndrome corrector #1.

When the decoder backs up, the syndrome bits that shift out are stored in the information hypothesis half of the backup buffer. When returning in the forward mode, these bits, IlO, are shifted back into the syndrome corrector. When moving forward to new nodes, zeroes are shifted into S42.

The constraint length switch shortens the constraint length to 33 by bypassing stages S34-S41.

# 4.9 Backup Buffer, Location R, Schematic 4-000154

The function of the backup buffer is that of a 2 bit wide, 259 bit long, right-left shift register. The shift register function is actually performed by eight 64-bit random access memory IC's that are addressed by an up/down counter.

The address counter, Al - AlO, operates identically to the back search counter previously described.

Consider the operation of the information hypothesis half of the backup buffer shown on sheet 2 of the schematic. The information hypothesis stream, I3, from the syndrome corrector are shifted into the right-left-parallel load register I4 - I10. When four new bits have been shifted into I5 - I8, they are loaded into the write holding register I11 - I14. At the same time, the four bits read out of the present address of the RAMs, Z5 - Z8, are loaded into I7 - I10. On the next clock pulse, the contents of I11 - I14 are written into the memory. No memory operations are performed on the next clock time to allow for the write pulse recovery time. The address is advanced on the next clock pulse. On the next clock pulse, the read and register load operations are repeated since four new bits have been shifted into I4 - I10. The output is taken from I10.

The operation in the backward mode is similar except that register Ill - Il4 is loaded from I6 - I9 and data read out of the memory is loaded into I4 - I7. The output in this case is I4, which is sent back to the syndrome corrector.

Operation of the check hypothesis half of the backup buffer is similar but simpler since the check hypothesis is thrown away when advancing forward to new nodes.

4.10 Algorithm Logic, Schematic 4-000156 (This board is clamped in place at the end of the card cage.)

The computation clock is generated by the delay line oscillator composed of IC l and a length of coaxial cable. The oscillator oscillates at twice the computation clock rate and is divided by two in IC 2. The signal CPUNT is reclocked by IC 3 and gates off the computations clock when CPUNT is true. The resulting gated clock drives a high fanout clock distribution network. The computation clock is divided by 128 by IC's 10 - 14 when the clock rate switch is in its low speed position.

The syndrome bit, S4, from the syndrome corrector is exclusive ORed into F1, the present node syndrome bit. This signal is developed in three parallel flip-flops in order to obtain sufficient fanout. Signal F2 is the previous node check bit and signal F6 is the previous node syndrome bit.

The branch metric is stored as a three digit number. For ease in decoding, the least significant digit is mod 6, the middle digit is mod 3, and the most significant digit is mod 6. In other words, the metric is equal to  $C_1 + 6C_2 + 18C_3$  where  $C_1$ ,  $C_2$ , and  $C_3$  are the least, middle and most significant digits, respectively. The least significant digit is stored in M1 - M3, which is a right-left-hold, twisted ring counter. The middle digit is stored in M6 - M8 which is a right-left-hold ring counter which circulates a single one. The most significant digit is stored in M9 - M11 and is a right-left-hold twisted ring counter. Flip-flop M12 is true when the most significant digit is not zero.

IC's 45 - 72 and 79 - 82 cause the decoder to follow the algorithm flow chart (drawing 2-000155). The flow chart may be described by a set of equations which are implemented with these gates. Signals G1 - G12 and G30 - G35 are commonly used partial products of these equations. The signal G13 controls the forward-backward motion of the decoder. Signal G26 is true for diagonal steps forward. Signals G16, G17 and G18 control the middle digit of the metric. Signals G21, G22 and G23 control the most significant digit. Signals G13, G14 and G15 control the least significant digit.

#### 5. MAINTENANCE

No periodic maintenance is required for the sequential decoder. Fault isolation procedures are outlined below should difficulties be encountered with the decoder. The power supply voltages should be checked first if the decoder is not operating satisfactorily. If the voltages are within the specified limits (Table I), procedures noted below should be followed.

TABLE I

Voltage (Volts d.c.)	Limits
+13.0	+12.4 to +13.6
+ 5.0	+ 4.8 to + 5.2
-12.0	-11.4 to -12.6
- 7.0	- 6.6 to - 7.4
- 5.2	- 4.8 to - 5.6
- 5.0	- 4.8 to - 5.2
- 2.0	- 1.9 to - 2.1

## 5.1 Preliminary Tests

The required equipment includes: a PN data source, a convolutional encoder, a digital noise generator, and an error detector. The procedure is as follows: first connect the data source, encoder and error detector to the decoder and verify that an error-free data input results in error-free data output. Note that sufficient time must be allowed for the decoder to establish node sync and for data to pass through the decoder. After node sync has been established, the decoder error indicator light should go out and remain out. If the decoder fails this test, refer to paragraph 5.2.

If the decoder passes the above tests, add the digital noise generator to the test setup. For input error rates less than 1%, output errors and overflow events should be very rare. As the input error rate increases, the output error rate and overflow rate will increase. For input error rates over 5%, the decoder will be

in the overflow state most of the time. Note that sequential decoders are extremely sensitive to correlation in the noise. At an input error rate of 3%, the output error rate should be less than  $10^{-5}$  at high data rates with 65k memory. Note that the output errors occur in bursts. (Single error events are rare even at high input error rates.) If the decoder fails these tests, then turn to paragraph 5.3.

## 5.2 Decoder Fails to Pass Error Free Data

## 5.2.1 Error Indicator Light On

First check the test point on the Syndrome Generator board (slot B). This point is the inverted syndrome and should be at the one state (MECL levels) with error free data. If not, then first check the test configuration. If the configuration is OK, then the problem is probably on the syndrome generator board. Other likely possibilities include the input section of the I/O board (slot A), and the node sync circuitry on card E. A subtle problem in the main memory or CPU could also result in this behavior.

If the syndrome test point is OK, but the error light remains on, then the problem is most likely in the main memory or CPU. Another possibility is the syndrome serial-to-four-line parallel converter on card A. Next check test points 2 and 11 on Main Memory buffer cards, in slots F, H, K, and M. These points should be all zeroes (TTL levels). If not, then the associated memory card or the buffer card is faulty. Check the memory card by interchanging it with the spare card. Check buffer card by interchanging with another buffer card. If the problem moves with the card, then the buffer board is faulty.

## 5.2.2 Error Indicator Light Off

First, check test point 10 on Card A. This is the inverted information bit error sequence which should be all ones (MECL level). If not, then the problem is most likely in the main memory or CPU. Check memory as in section 5.2.1.

If TP10 is OK, then the problem is probably in the information bit memory. Check TP10 and TP4 on both information memory cards (slot C and D). Each of these test points has every fourth bit of the input information sequence. If the problem is seen on any of these test points, then the problem has been isolated to either the right or left half of one of the boards. In order to locate the problem precisely, the board must then be extended. To isolate the problem to a particular bit slice, check pins 2, 3, 4 and 5 of IC's A29 or B29.

If difficulty is experienced locating the problem using the PN data, use the all "zeroes" data with digital errors or a fixed pattern data generator using a low density of "ones".

5.3 Decoder Passes Error Free Data but the Output Error Rate Is Too High

If the decoder passes all tests in section 5.2, then most I/O board functions, the Syndrome Generator, and the Information Bit Memory are probably functioning properly. The problem is therefore in the CPU or the main memory.

### 5.3.1 Main Memory Tests

If there is a problem in the main memory, then the output single error probability will be too high. The oscilloscope can be used as a correlator to isolate the problem. The most likely problems are a defective address driver or a defective memory IC.

A defective address driver can usually be isolated by syncing the scope to the signal on TP13 of the main memory control board (card P). This signal is the carry out of the I/O address counter. Then check TP1 on each of the main memory buffer boards. (This signal is every fourth bit of the information error sequence.) If one of the test points shows a significant correlation of errors, then the associated memory board probably has a faulty address driver and should be replaced.

A defective memory IC can usually be discovered by repeating the above test with the scope synced on TP12 of the main memory control board. This signal is a pulse at the beginning of each I/O memory cycle. If a significant correlation of errors is discovered on one of the buffer board test points, then the associated memory board probably contains a defective memory IC and should be replaced.

#### 5.3.2 CPU Debug

A special test setup has been devised for checkout of the CPU since the CPU is very difficult to debug with regular input signals. The inputs to the decoder are set up to generate an all ones syndrome. This is done by putting the decoder into PSK-Parallel mode. One of the parallel inputs is grounded and the other is left open. An input clock is provided at any convenient data rate, preferably about 1 MBPS.

The decoder is unable to decode an all ones syndrome and will continually overflow (thus turning on the error indicator).

An oscilloscope is synced to the overflow signal at the connector labeled OVFL on Syndrome Connector #2 (card T). The signals at jacks EOR and FOR on the same board are then observed. Note that the signals on these connectors have been series terminated and may be connected to the oscilloscope inputs with an unterminated  $50\Omega$  coaxial cable. The signal FOR is true (MECL levels) when moving forward. The signal EOR is true when syndrome corrector is EORed with the code connection vector. This signal is true whenever the decoder takes a diagonal step when moving forward or steps back from the lower branch of the tree.

Since the overflow resets the main memory buffer, the first group of syndrome bits will be zeroes. The syndrome will then become all ones, thus causing the decoder to begin searching. Eventually, the decoder will again overflow and the cycle will repeat. The correct decoder operation may be determined by comparing the algorithm flow chart sequences with the actual decoder operation. When a discrepancy is revealed, the cause can be traced, thus yielding the faulty condition.

The MECL III board may be extended easily for debugging procedures. Simply loosen the two nylon screws which hold the board in place and slide out the board. Then screw in the nylon screws all the way and slip the board back in the slot. The board will then rest on the screws in an extended position.

#### APPENDIX I

#### DIGITAL NOISE GENERATOR

This report describes the technique used for generating very high speed, hard decision, pseudo-random noise suitable for testing and evaluating high speed decoders. The purpose of the noise generator is to generate 9-bit independent random numbers at the symbol rate (symbol rate is twice the data, e.g., if the data rate is 60 megabits per second, the symbol rate is 120 megabits per second).

The method chosen for the high speed digital implementation uses a PN generator. The PN generator is clocked 9 times for each 9-bit number produced. Each 9-bit number is thus completely disjoint from every other number. The problem encountered with this technique is that the PN generator must be clocked at a rate of  $9x120x10^6$  or  $1.08x10^9$  times per second -- clearly out of the question for even MECL III logic devices.

The solution for the above problem is discussed in the following paragraphs. The proposed circuit generates discrete segments consisting of disjoint 9-bit PN sequences during each clock time. During this time, signals propagate through only one gate delay and one flip-flop.

Consider the 41 stage PN generator shown in figure I-1. After each clock time, the new contents of state 1 is the mod-2 sum of the old contents of stages 38 and 41. All other stages shift right by 1. Let us examine what the generator will contain after 9 clock times.

For this purpose, let  $s_i$ ,  $1 \le i \le 41$ , be the initial contents of the  $i^{th}$  stage. Let  $t_i$  be the content after 9 shifts.

Clearly,

$$t_{41} = s_{32}$$
 $t_{40} = s_{31}$ 
.

 $t_{10} = s_{1}$ 
 $t_{9} = s_{41} \oplus s_{38}$ 
 $t_{8} = s_{40} \oplus s_{37}$ 
.

 $t_{1} = s_{33} \oplus s_{30}$ 
(Eqn. 1)

This implies the implementation shown in figure I-2. This circuit consists of five 5-bit shift registers, four 4-bit shift registers, and nine exclusive-OR gates. It realizes equation 1. In each clock time, a new vector  $(t_1, t_2, \ldots, t_9)$  is obtained. The numbers in the memory elements correspond to those in figure I-1.

The 9-bit number,  $t=t_1$ ,  $t_2$ , ...,  $t_9$ , which is uniformly distributed between 0 and  $2^9-1$ , can now be compared with a fixed 9-bit number, b, to determine whether or not a channel output error should be generated.

If t < b, a symbol in error is output; otherwise, a correct symbol is output. A "O" means no error and a "l" denotes an error. The output error probability will be  $p=b/2^9$ .

The comparison process is basically a subtraction, t-b, where there is a carry out if t > b. Generating the carry for the subtraction of 9-bit numbers is a complex function to realize in a few gate delays. However, if we compare b against the number formed by taking successive bits of successive t's instead of each t itself, the comparison can be done easily by the pipelining process shown in figure I-3. Here C denotes a carry generator (or a one bit adder with carry in) which outputs a "1" if two or more of its inputs are "1". This function can be implemented with three 2-input gates in one logic level. The flip-flops delay each of the intermediate results to effect the pipelining.

All flip-flops use a common clock, which is the symbol clock. The maximum clock rate would be 120 MHz, which is well within the capabilities of MECL III.

The statistics of the disjoint 9-bit numbers have been verified through sequential decoder simulations (computer software programs). The distribution of decoding computations was within 0.1 dB of theory and thereby verifies the pseudo-random noise output.




Figure I-1. 41-stage trinomial PN sequence generator.




Figure I-2. Noise generator for the output of disjoint 9-bit segments of a PN sequence in one clock period.

Notes: Shift register numbers refer to the equivalent stages of the 41-bit serial shift register of figure I-1.

This circuit realizes equation 1 for the noise generator.




Figure I-3. "Pipeline" comparator circuit.

Notes:  $t_9$ ,  $t_8$ , ...  $t_1$  refer to the outputs from figure I-2.  $b_9$ ,  $b_8$ , ...  $b_1$  refer to external switch settings.

#### APPENDIX II

#### SEQUENTIAL DECODING PROCESS

Sequential decoding is a procedure for systematically searching through a code tree, using received information as a guide, with the objective of eventually tracing out the path representing the actually transmitted information sequence.

The sequential decoder uses a modification of the Fano algorithm. Briefly, the operation of the Fano algorithm is as follows. Starting at the first node in the code tree, a path is traced through the tree by moving ahead one node at a time. At each node encountered, the decoder evaluates a branch metric for each branch stemming from that node. The branch metric is a function of the transition probabilities between the received symbols and the transmitted symbols along the hypothesized branch.

The decoder will initially choose the branch with the largest metric value (corresponding to the closest fit to the received symbols). The metric is then added to a path metric, which is the running sum of branch metrics along the path presently being followed. Along with the path metric, the decoder keeps track of the running threshold T. As long as the path metric keeps increasing, the decoder assumes it is on the right track and keeps moving forward, raising T to lie within a fixed constant,  $\Delta$ , below the path metric. If, on the other hand, the path metric decreases at a particular node, such that it becomes less than T, the decoder assumes it may have made a mistake and backs up. It will then systematically search nodes at which the path metric is greater than T until it finds a path that starts increasing again, or until it exhausts all nodes lying above T. At this point, it is forced to lower T and search again. Eventually, it will find a path that appears to have an increasing path metric.

Eventually, the decoder will penetrate sufficiently deep into the tree, that with high probability the first few branches followed are correct, and will not be returned to by the decoder in a backward search. At this point, the information bits corresponding to these branches can be considered decoded and the decoder may erase received data pertaining to these branches.

A major problem with sequential decoding is the variability in the number of computations required per information digit decoded. The number of computations is defined as a measure of the time required to decode for a fixed decoding speed and is expressed in computations per second. The cumulative distribution of computations

performed per digit decoded, c, has been upper and lower bounded for the discrete memoryless channel by a Pareto distribution

$$Pr[c>L] \simeq k L^{-\alpha}, L>>1$$

(L represents the branch tree length) where k is a constant and  $\alpha$  is determined by the relationship

$$R = \frac{E_0(\alpha)}{\alpha}$$

where R is the code rate.

Here  $E_0(\alpha)$  is a convex function of  $\alpha$  which is determined by the channel transition probabilities, which are in turn a function of  $E_b/N_0$ . This function has the properties that  $E_0(0)=0$ , and  $E_0(1)=R_{comp}$ . Therefore, we can see that if  $R=R_{comp}$ ,  $\alpha=1$ .  $R_{comp}$  is the so-called computational cutoff rate of sequential decoding.

Because  $\alpha > 1$  for R < R<sub>comp</sub>, the average number of computations per node decoded is finite, but for rates greater than R<sub>O</sub>, this average is unbounded. Actually, for finite constraint lengths, the computation distributions drop off faster than the Pareto distribution for very large L. Thus, the average computations remain finite but large for R > R<sub>O</sub>.

Because of the variability of the amount of computation required, there is a non-zero probability that incoming received data will fill up the decoder memory faster than old outgoing data can be processed. If the decoder tries to search a node for which received data has passed out of buffer memory, an overflow is said to occur. When an overflow occurs, the decoder must have some mechanism for moving forward to new data, reacquiring code synchronization and starting to decode again.

A guess and start overflow recovery technique has been implemented. When an overflow occurs, the decoder jumps ahead of new data, and guesses the coder state at that point based upon received data.

The probability of overflow for sequential decoding can be related to the distribution of computations per bit only in an approximate manner. Suppose the decoder has a speed factor of  $\mu$ , that is, it is able to perform  $\mu$  computations per branch

worth of data received. Suppose also, a decoder buffer capable of storing B branches worth of received data is used. With an initially empty buffer, the decoder may perform  $\,_{\mu}\text{B}\,$  computations in progressing one bit deeper before an overflow occurs. Thus, the initial overflow probability is


$$P_0 = k (\mu B)^{-\alpha}$$


Since overflows can occur through the concatenation of several shorter searches, one intuitively expects that the actual overflow probability would be larger than this. However, as long as  $\mu$  is somewhat larger than the average number of computations per bit, this approximation has been shown to be remarkably accurate. Of course, when an overflow does occur, many bits will be lost. Thus, the rate of bits lost due to overflow,  $P_{OB}$ , will be  $LP_{O}$ . One readily sees from this relationship that the composite output error rate of the system increases with each overflow. Thus, if the speed factor,  $\mu$ , can be maintained as high as possible, the number of overflows will be minimized.


# APPENDIX III - SCHEMATICS


# TABLE OF CONTENTS


1.	WD 1025	Power Supply Unit Wiring Diagram	
2.	WD 1026	Main Chassis Power Wiring	
3.	1000333	Info Memory Clock Driver	
4.	1000342	HDSD Top Assembly	
5.	1000149	P.C.B. Assembly - Main Memory Board	
6.	1000186	HDSD Algorithm Logic PC Board Assembly	
7.	2-000155	HDSD Block Diagram	
8.	4-000148	HDSD Main Memory	
9.	4-000151	HDSD CPU Backup Counter Interface	
10.	4-000152	HDSD CPU Syndrome Corrector #1, Bits 1-8	
11.	4-000153	HDSD CPU Syndrome Corrector #2, Bits 27-42	
12.	4-000154	HDSD CPU Backup Buffer Address Counter and Control Logic	
13.	4-000156	HDSD Algorithm Logic	
14.	4-000157	HDSD Syndrome Generator	
15.	4-000158	HDSD Main Memory Control	
16.	4-000159	HDSD Info Memory Control	
17.	4-000160	HDSD Information Memory Shift Registers (Sides A and B)	
18.	4-000164	Main Memory Buffer	
19.	4-000172	HDSD Input/Output	

























PRICES STATEMENT SPECIFE SEMESTRE SM 10 (MARK TRANSPORT	Carried in	- Limited
100 tr #	(meta)	hed oca
<b>18</b> 770 1 64	44 1444 144 144	MAW W
in		7 3
	III-6 -	D Made

















































































\( \) \( \) \( \) \( \) \( \) \( \)













#### APPENDIX IV - WIRE LIST

#### TABLE OF CONTENTS

- 1. Input Output
- 2. Syndrome Generator
- 3. Info Memory Shift Register A Side
- 4. Info Memory Shift Register B Side
- 5. Info Memory Control
- 6. Main Memory Buffer
- 7. Main Memory Control
- 8. Backup Buffer
- 9. Syndrome Generator 1
- 10. Syndrome Generator 2
- 11. Backsearch Counter and Interface Board
- 12. Backplane Parts 1 and 2

INPUT OUTPUT		PINS-DOWN	JOB 6000
W L - 1 0 REV ECO	22 AUG 72	b142=DOMK	
BUG LOC PINS ID			
A01 H10 16 10131			
A02 H 1 16 10131			
A03 F10 16' 10131			
A04 F 1 16 1n131			
A05 H28 16 10131			Commission of the Commission o
A06 H19 16 10131			
A07 F28 16 10131			
A08 F19 16 10131			
A09 D58 16 10131			
A10 H37 16 1n131			
A11 H46 16 10131			
A12 H55 16 10131			•
A13 H64 16 10131			
A14 P37 16 10131 A16 M55 16 10110			
A17 M37 16 10110			
A18 M46 16 10110		•	
A19 F37 16 10102			
A20 F46 16 10102			
A21 F55 16 10102			
A22 F64 16 10102			
A23 D49 16 10109			
A24 M64 16 10111			
A25 P46 16 10107			
A26 B 5 16 1039			
A27 B23 16 1039			
A28 D40 16 1039			
A29 B40 14 1017			
A30 B48 14 1017			
A31 B56 14 1017			
A32 B64 14 1n17	•		
A33 B32 14 1017			
A40 D14 16 10115		,	
A41 K10 16 10119			
A42 D32 14 1017			
A43 K19 16 10102			
A44 P19 16 10102			
/ )			, y-

PIN 16 10102 INPUT OUT DUT	
6 P28 16 10102 7 M28 16 10111	·
8 M19 16 10111	•
9 M10 16 10131 ·	
0 R28 16 10131	
1 R19 14 899-1-150	,
2 M 2 14 899-1-150	
3 K29 14 899-1-150	
4 K38 14 899-1-150	
5 K47 14 899-1-150	
6 K56 14 899-1-150	
7 K65 14 899-1-150	
8 D24 14 899-1-150	
9 D 1 14 899-1-150	
0 D 9 2 110	
1 D10 2 110	
2 D11 2 110	•
3 D12 2 110	
1 R38 2 914	•
2 R4n 2 914	•
1 B 2 2 .01	
2 K 2 2 .01	
3 R17 :2 .01	
4 K28 2 .01	
5 K37 2 .01	
6 K46 2 .01	
7 K55 2 .01	
18 K64 2 .01	
9 D23 2 .01	
.0 B14 2 .01	
0 0	
·	

PART	S COUNT	INPU	+ output				
10131	17						
10110	· <b>3</b>					•	
10102	8	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·	NOTES NOT THE REAL PROPERTY AND THE PARTY OF	e de la companya del la companya de la companya del la companya de	
10109	1				•		
10111	.2					•	
10107	3						
1017	5	•					
10115	1						
10119	<u>i</u>				 		
899-1-150	; <u>9</u>						
110	.4						
914	2				 		
.01	10						
····		· · · · · · · · · · · · · · · · · · ·					·····
			•				-
				· · · · · · · · · · · · · · · · · · ·			
						•	
<u> </u>	***************************************		· · · · · · · · · · · · · · · · · · ·		 		
•							
	<del></del>	7 472.2					

(20)

### PIN MAP -- PIN 1 IS AT UPPER LEFT

3456789	1 90123456	2 789012:	3 34567890123	4 5678901234	5 567890123	6 456789 <sub>012</sub>	7 345678901	8 23456789012345678	9 390123456789(
	•	*	.A50	***				R Q	
				· · · · · · · · · · · · · · · · · · ·				Р	
	A45	A44	,A46	A14	A25		en andre a substitute of a substitute of the sub	N	
							·	M	
R02	A49	A48	A47	A17	A18	A16	A24	L	
			·····································	*=====	*****	******	*****	К	
	A41	A43	R03	KQ4	*=======	*****	K07	J	·
 2	Δ01	A06	A05	A10	A1i	A12	A13	Н	
· · · · · · · · · · · · · · · · · · ·			**************************************					G	
4	A03	A08	A07	A19	A20	A21	A22	F	
							T COM COM TO	<u> </u>	-
;; 9 	A ****	40	R08	142 A28	A23	A09	• <b>44</b> gas ton	C	
								В	
A20	6 :*	•	A27	133 A29	A30	A31	A32	A	
71156701	50123456	789012	34567890123	+56789 <sub>0123</sub> 4	£67890123	3456789012	2345678901	2345678901234567 8	890123456789

9 8765432109876543210987	65432	7 2109876543	6 21 <sub>0</sub> 987654	5 3 <sub>2</sub> 1098765	4 43210987	3 6543210987654	2 321098765	1 543210987 <i>6</i>	.5432 <b>1</b> 0
	Л.				* *	A50			
	:G				* *		**************************************		18 (100 100 100 100 100 100 100 100 100 10
	₽		•	A25	Δ14	A46	Α4μ	A45	
	N	manus resolution e total e total de des	and the second s						
	M					· · · · · · · · · · · · · · · · · · ·		**************************************	
	.L	A24	A16	Alb	A11	A47	A48	A49 r	102
·	:K-	·	*****	<del></del>					*
	1.1	R07	R06	R05	R04	R03	A43	A41	*
						•	•		
,	1F	A13	A12	A11	A10	A05	A06	A01	A02
	Ģ								
	F	Δ22	A21	084	Δ19	A07	A08	A03	A04
	Έ.	· ## ## ## ## ## ##							
	٥						*	****	
	:C		A09	A23	A28 	A42 R08	A40	****	R09
	ıB				~~~~		÷ •••	*	*
		A32	A31	Д30	A29	A33 A27	,	A26	<del>-</del>
	.A 7c=U3/	04.0807/5#7	21.087.50	7:40007/5	W724 - 087	CEU 704 000 = C 54	. 724 00 97 61	54701 ABAB	(E. 731
8765432109876543210987 9 8	6574	7	6 210907654	5	43210901	3	+32109076: 2	1 1	354521
HERE ARE 68 BUGS, COI	SIST:	ING OF	·						

	N PUCC		-			
37 16-PI 0 24-PI	N BUGS				 14 7 144 AN AN AN PROPERTY TO THE TAX AND THE TOTAL PROPERTY AND THE TAX AND T	THE STATE OF THE PERSONS
	•	3				
·				4.11		
<b>9</b>						
			·		·	
						-

TV-7

6 M38 14 899-1-150	Syndrome Generator	
8 H20 14 899-1-150		
1 D 1 2 0.01 2 D37 2 0.01		
3 055 2 0.01 4 K55 2 0.01		
5 R64 2 0.01 6 M37 2 0.01 7 P10 2 0.01		
8 H19 2 C.01 9 H41 2 O.01 0 B 6 2 C.01		
9 H37 2 RC07-51 0 H39 2 RC07-51 1 B 8 2 RC07-51		
D 0 0		1-12-7-7-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1
	•	-
•		
	•	

**-v**I

FARTS	COUNT	ZHBDKOW.	e Genera	401,			
10131 10107 10110 899-1-150	22 9 3 8			-			
0.01 RCG7-51	3				 		
						, <u></u>	
,							
					-		
					 •	•	
					 		,

## SYNDROME GENERATOR

## PIN MAP --- PIN 1 IS AT UPPER LEFT

	pu)		•	•			<u> </u>	R05	Q
		*	A16	A15	A14	A13	A12	A11	r
		*							N
			.== .=====	 ^^2	*		A26	. <b></b>	М
		A17	HE7	#20	R06	M&/	, , , , , , , , , , , , , , , , , , ,		L
							*		K
		A18					R04	A09	
			and a supplementation of the state of the state of				in the sales of th		
		A19	R08	A34	·			A 0,8	<b>H</b>
					* * *		granden and the second		G
				- ·			A 2 5	A 0.7	F
		A20	A30	A32	д33		A25		E
k •		9 9 		·	*	:	:*		D
	R01	A21	A31	A23	R02	A24	R03	A06	С
<b></b> .									
	:* *	A22	A01	.A02	Д03	A04	A05		В
	* *								<u>A</u>

•	:R -=	R05							
								<u> </u>	
V	'P 	A11	A12	A13	Д14	A15	A16	R07	
•	11X · -				<del></del>		-	•	
	M	A10	A26	A27	R06	A28	A29	A17	
	. L								
	- برا - ال	A09	R04					A18	
	IH -				* * * =				
	6 -	80A			* * * * -	A34	R08	A19	
	·e _								
		A07	A25		д33	A32	A30	A20	
	)D	A06	R03		R02				
	- D:						**************************************		
	.8		A05	.A04	£0A	A02	A01	A22	***
	.Α								* *
8765432109876543210	)987654321 3	.09876543 7	6 21 <sub>0</sub> 9876543	5 5	4321098765	43210987 3	654321098 2	3765 <u>4</u> 321.09	87654321
HERE ARE 55 BUGS.	CONSISTI	IC .0E			,				

	34 16-PIN	BUGS	Symprome	Gene	N6745				
		٠							
				·	7 THE R. L.	•			
**************************************								·····	
									·····
	<del></del>								<del>-</del>
					•				
				-			<del></del>	 	
				·				 -	*·····
		P - 17 11 P18 \							

i.i i				OKA SHTE!	REG. A SIDE 22 AUG 72	PINS-DOWN	JOB 6000
W L	- 1	U	r E V	ECO	22 AUG 12	F1:42-DOWN	
PUG	Loc	PIN	S ID				
A01	B 3	14	7495A				
			74175				
A03	D28	14	7400				•
			07400				
			07400	•			
A06	F24	14	07420				
A07	F 6	14	07420			•	
			2502R				
			2502R				
			2502B				
			2502R				
	K28		2504 <u>V</u>				
	'K19		2504 <u>y</u>	•			•
	K10		2504V				
	K 1		2504V				
	M28		2504V				
A17	M19		2504V				
<b>A18</b>			2504V				• •
	M 1		2504V				•
	P28		2504V				
	P19		2504V				
	P10	4	2504V				•
	P 1		2504 <u>V</u>				
			74151				•
			74151				·
			74151				
			74151			•	•
			74175				
			7495A				
	•		74H04				
			74H04				
			CLKDR				
			74H04		•		
			CLKDR				
			CLKDR				
			CLKDR				
R01	F32	2	04700				

IV-13 .

					INFO memory shift Reg. A Side	
	102		2	04700	INFO memory 3 nitt Reg. A sicre	
		F14		04700	· · · · · · · · · · · · · · · · · · ·	
		F 4		04700		
	(05			04700		
		K33/		04700		
		K35`		04700		
		K25		04700		
		K24		04700		
		K26		04700		
		K16		04700		
		K15		04700		
		K17		04700	•	
		K 7		04700		
		K 6		04700	$m{\cdot}$	
		K 8		04700		
		M33		04700		
		M24		04700		
		M15		04700		
		M 6		04700		
	}21	P34		04700		
co !	122	P25		04700		
(20 F	<b>3</b> 23	P25 P16 P 7		04700		
ΛF	324	P 7		04700		
1	K51	F 3 3		03000		
	R32	F21		03000		
ľ	333	F15		03000		
J		F 3		03000		
		P33		03000		
		P24"		03000		
		P15		03000		
		P 6		03000		
		F35		1 K		
				1 K		
		F36		1K		
		F18		1K		
				CAP		
		V36 T13				
				CAP		
				.01		
				.01		
				01		
	<del>-,</del>	1 20	_			

·P	PARTS COUNT INFO MEMORY			y shif	shiff Reg. A Side					
·										
7495A	2			**************************************						
74175	2									
7400 07400	2					,				
07420										
25 n 2 B	. 4									
25n4V	12									
74151	4	CONTRACTOR COMPANY OF THE PERSON NAMED TO SERVE A SERVE OF THE PERSON NAMED TO SERVE OF THE PERSON NAME								
741-04	3									
CLKDR	4									
04700	24			.*						
03000	8									
1K CAP					•					
•01	.4							•		
10.	. •									
				<del></del>			<del></del>			
				•						
					•			^		
•			,							
•							anna maintai kuluudi sakuurin tala menembankus aheminusan on terrini matuunna etika an ee			
		versor resident describer of settle till 1900 to the set of the set of the settle set of the settle set of the			<del></del>	- <del>11 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - </del>				
	•						•			
					<del></del>					
	_									

# INFO MEMORY SHIFT REG. A Side

PIN MAP	PIN	1 T.S .	AT U	PPER	LEFT
---------	-----	---------	------	------	------

DA4 A2		4567890123456789012345678901234567890123 V	
DA4 A2	9 DA2	·u	
			-
		<b>T</b>	
DA3 A2		S	
* * * * * * * * * * * * * * * * * * *		R	
A27 A26	A25 A24	. Q	
ر د در	· · · · · · · · · · · · · · · · · · ·	_	
A23 A22	A21 A20	P	
**** *** **** ***	**************************************	N	
**************************************		M	
A19 A18 :*	A17 :A16 :*	. L	
	(	·	
	A13 A12	<b>K</b> .	
		J	
	) , , , , , , , , , , , , , , , , , , ,	н	
A11 A10	AU9 AO8	G	
	·	_	<del></del>
Α 0 7	A06	F	
* ** ** *****************************	本	Ε	
* · • <del>************************************</del>		. <b>D</b>	
<u> </u>	A04 A03	C	

_		INF	-Ò MEM	ioryshi	ift Roy A	Aside		_			
.B _	A01	402	A30	A31	****			E			
	123456789	012345678 1	90123456 2	789012345 3	6789012345 4	678901234 5	56789 <u>01</u> 23	4567890123 7	4567890 <u>1</u> 234 8	5678901234 <sup>9</sup>	55789 <sub>0</sub> 0
						•					
				······································		**************************************					
<del></del>			-		4 34414						
								and the same and a same time and a same time and a same			
101			•					·			
							,				
									<u> </u>		
			***************************************		<del></del>		•				
									er, efter mit virrege vill die ferstellender eine menden voor virrege		<del></del>
			•								
		· ·	IV-17		,		<del> </del>	· · · · · · · · · · · · · · · · · · ·		<u> </u>	<del></del>

Fo memory shift 1 9 9876543210987654321	8 7 09876543210987	.6 654321098765	5 4321098765	.4 43210987	3 54321098	76543	2 32109876	1 65 <u>4</u> 32109	87654321
	V	A STATE OF THE PARTY OF THE PAR		۲٠	K	DA2		•	DA4
	<u>'</u> U				<b>****</b>			**************************************	
	**		•	>		DA1	A2	* 8	DA3
	S			.;	<u> </u>			*	
	.R				A24		A25	A26	A2
	; <b>G</b>								
	. P				*** A2(		A21	** A22	***
	1				***	***	*	**	***
	<b>M</b>				* A16	*	A17	*	*
	. L				*	*	***	*	* ~~
				- Name - Alexandria	***	-	A13	** A14	*** A1
	!			ingalas - va usala y - a da yan da tan da	***	- : 本 本 本	·	**	· 本本本 · 年三二
	!H .G				Ao	8	A09	A10	A1
-	F		,	:	** ** ==	 ДО6	** *		** 407
	E				** ** ==		** *	**	**
	; <b>D</b>				A0	 3 A	04	AU5	
	; <b>c</b>			•	· m m m m m m				
	В				 A3	1 A	30	AU2	A01

876543210	9876	543210	9876543	2109876	5432109	8765432	+ Reg. A	13210987	765432109	88765432	1098765	4321098	765432
9		8		7	6		5	4	3		2	1	
HERE ARE	8 🗓	BUGS.	CONSIST	ING OF									
	12	8-FIN 14-FIN	BUGS										
	10	16-FIN	BUGS										
	i	24-PIN	BUGS					,					
				•									
						·····							
-													
										٠.			
						,							,
													•
				<del></del>						77	<del></del>		
						·····					<del></del>		
					· · · · · · · · · · · · · · · · · · ·			<del></del>	······································	·			
							•		<del>- 115</del>	·		<del></del>	
											•		٠
						7.0							
	····	***************************************	<del> </del>			· .						····	
····													

L - 1 0 REV	ECO	REG. B SIDE 22 AUG 72	PINS-DOWN	JOB 6000	
JG LOC PINS ID					
31 B28 14 74H04					
01 B39 14 7495A					
		•			
03 D65 14 7400					
04 P57 14 07400					
05 D49 14 07400					
06 F60 14 07420					
07 F42 14 07420					
08 H64 16 2502B	•				
09 H55 16 2502R					
10 H46 16 2502 <del>m</del> —					
11 H37 16 2502B				•	
12 K64 8 2504V					•
13 K558 2504V		707	,		
14 K46 8 2504V			•		
15 K37 & 2504V					
16 M64 8 2504V —					
17 M55 & 2504V			•		•
18 M46 8 2504V					
19 M378:2504 <u>y</u>					
20 P64 8 2504V					
21 P55 8 2504V		·			•
22 P46 8 2504V—					
23 P37 8 :2504 <u>V</u>					
24 R64 16 74151					
25 R55 16 74151					
26 R46 16 74151			•		
27 R37 16 74151					
28 T50 16 74175-					<del></del>
29 V50 14 7495A		•			
30 B56 14 74H04		•		•	
B1 T60 22 CLKDR —					
B2 V60 22 CLKDR					
3 T37 22 CLKDR			•		
84 V37 22 CLKDR					WHEN THE PROBLEM COMMENTS OF STREET STREET, THE PARTY OF
47 F71 2 1K					
48 F37 2 1K					

Aug ===	•		INFO MEMORY SHIFT REG. B. SIDE
449 F70 450 F53	- 2	1K	entre de la companya del companya de la companya de la companya del companya de la companya de l
851 F68		1K 04700	
(52 F58	2	04700	
R53 F50		04700	
A54 F40		04700	
R55 K70		04700	
R56 K69		04700	
R57 K71		04700	
R58 K61		04700	0
R59 K60		04700	
R60 K62		04700	•
R61 K52		04700	
R62 K51		04700	
R62 K51		04700	
R64 K43	2	04700	
R65 K42	2	04700	
R66 K44 R67 M69 R68 M60	.2	04700	
867 M69.	2	04700	
\$68 M60	2	04700	$\cdot$
369 M51	2	04700	
969 M51 870 M42	2	04700	
R71 P70		04700	
972 P61		04700	·
R73 P52 R74 P43	2	04700	
874 P43	2	04700	
881 F69	2	03000	
81 F69 82 F57	2	03000	
R83 F51	2	03000	
984 F39	2	<b>C3000</b>	
R85 P69	2	03000	
R86 P60	2	03000	·
R87 P51 R88 P42	2	03000	$\cdot$
A88 P42	2	03000	
C05 171	5	CAP	
C06 V71		CAP	
C07 T48		.CAP	
C08 V48		CAP	
C24 P44		.01	
C25 P53		.01	
C26 P62		.01	
C27 P71	.2	.01	
			IV-21

					· • U I	7400 1 07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24	07420 2 07420 2 05028 4 0504V 12 074151 4 0LKDR 4 0K 4 04700 24		<u> </u>					
						7400 1 07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4	74175 2 7400 1 07400 2 07420 2 05028 4 0504V 12 74151 4 04KC 4 04700 24 03000 8 CAP 4							
						7400 1 07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4 •01 4	74175 2 7400 1 07400 2 07420 2 07420 1 2502B 4 2504V 12 74151 4 0LKDR 4 0K 4 04700 24 03000 8 0AP 4							
						7400 1 07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4 .01 4	74175 2 7400 1 07400 2 07420 2 02502B 4 02504V 12 74151 4 0LKDR 4 0K 4 04700 24 03000 8 0AP 4							
						7400 1 07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4 .01 4	74175 2 7400 1 07400 2 07420 2 02502B 4 02504V 12 74151 4 0LKDR 4 0K 4 04700 24 03000 8 0AP 4							
,						7400 1 07400 2 07420 2 25028 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4 .01 4	74175 2 7400 1 07400 2 07400 2 07400 2 2502B 4 2504V 12 74151 4 0LKDR 4 UK 4 04700 24 03000 8 0AP 4 001 4			,				
						7400 1 07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4 .01 4	74175 2 7400 1 07400 2 07420 2 2502B 4 2504V 12 74151 4 1k 4 1k 4 194700 24 303000 8 2AP 4 3601 4		·	•				
						7400 1 07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4 .01 4	74175 2 7400 1 07400 2 07420 2 2502B 4 2504V 12 74151 4 1k 4 1k 4 194700 24 303000 8 2AP 4 3601 4							
						7400 1 07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKCR 4 1K 4 04700 24 03000 8 CAP 4 .01 4	74175 2 7400 1 77400 2 77420 2 75502B 4 75502B 4 74151 4 74151 4 74170 24 73000 8 74700 1 7470				•		·	
	•	•	•	•	•	7400 1 07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24 033000 8 CAP 4 .01 4	74175 2 7400 1 77400 2 77420 2 75502B 4 75504V 12 74151 4 1LKDR 4 1W700 24 33000 8 CAP 4 01 1							
				·		7400 1 07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24	74175 2 7400 1 07400 2 07420 2 0502B 4 0504V 12 74151 4 06000 4 06000 4	CAP						
CAP 4	4	CAP 4	CAP 4 •01 4	CAP 4	CAP 4	7400 1 07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4	74175 2 7400 1 07400 2 07420 2 05028 4 0504V 12 074151 4 050508 4		<u> </u>	<del></del>				
03000 8 CAP 4 •01 4	10 8 4 	03000 8 CAP 4 •01	03000 8 CAP 4 •01 4	03000 8 CAP 4	03000 8 CAP 4	7400 1 07400 2 07420 2 25028 4 2504V 12 74151 4	74175 2 7400 1 7400 2 7420 2 7420 4 7420 4 7420 1 7	1K	.4					
1K	10 24 10 8 4 4	1K	1K	1K	1K	7400 1 07400 2 07420 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	741752		4					
CLKDR 4  1K 4  04700 24  03000 8  CAP 4  .01 4	00 24 00 8 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	CLKDR 4  1K 4  04700 24  03000 8  CAP 4  .01 4	CLKDR 4  1K 4  04700 24  03000 8  CAP 4  •01 4	CLKDR 4 1K 4 04700 24 03000 8 CAP 4	CLKDR 4 1K 4 04700 24 03000 8 CAP 4	7400 1 07400 2 07420 2	741752 7400 1 07400 2 074202	2504V	•					
2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4 .01 4	12 51	2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4 .01	2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4 •01 4	2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4	2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4	7400 1	741752					,		
2504V 12 74151	EB 4 EV 12 E1 -4 ER 4 EV 10 8 EV 4 EV 4 EV 4 EV 6	2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4 .01 4	2502B	25028	25028		741752	07400	; <b>5</b>					
07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4 •01 4	10	07420 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4 •01 4	07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4 •01 4	07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4	07400 2 07420 2 2502B 4 2504V 12 74151 4 CLKDR 4 1K 4 04700 24 03000 8 CAP 4		7495A 2		2				•	

### INFO MEMORY SHIFT REG. B. SIDE

#### PIN MAP -- PIN 1 IS AT UPPER LEFT

123456789012345	2 567890123456	3 7890123 <sup>4</sup>	4 +56789 <sub>0123</sub>	5 45678901	23456789	6 0123456	7 789012	8 9 345678901234567890123456789
· V			 DB4	*:::::::::::::::::::::::::::::::::::		 	<b>*</b> ,	V
. บ			<del>-</del> -		027	-	*	U
								T
<b>,</b>			DB3		B28	DB1		•
_ <b>S</b>							:*.	S
R								R
:					B25			
<b>Q</b>								G
:_P				•	***_====			P
					B21			N
N			· # * * * * * * * * * * * * * * * * * *		***		- ****	IV
					•	••	- : <b>*</b>	M
· •					B17			_ L
K				•	*** B13			
: J					***			
								<b>L</b>
H					B09	B08	3	
- ₄ <b>G</b>								G
· F					* :* :**		* ****	F
. *		•	•	307		B06		_
			<u>*_*</u> *	<u> </u>	*		* ***	- E
۵ .					_			<del></del>
				B0		04		<u> </u>
C								
<u> </u>								
	IV <b>-</b> 23		•	Q				

		INFO	memo	Ryshitte	reg B.S.	ide				
B			A31	801	802	B30				
1	.23456789 <u>0</u> 1234567	789012345 2	678901234 3	156789 <sub>012345</sub>	678901234 5	56789 <sub>01</sub> 234	5678901234 7	56789 <sub>01</sub> 234	5678901234 9	56789 <sub>0</sub>
			<del>-</del> ·· .				· · · · · · · · · · · · · · · · · · ·			
					·					
					dere dell'alla del del culto - a d'alla					-
····										
<del></del>							•			
									٠	
,				·					· · · · · · · · · · · · · · · · · · ·	
						· · · · · · · · · · · · · · · · · · ·			•	
<del>.</del>						PH-II-				
								,		
	<del></del>	I <b>V-</b> 2l	+						\	

# INFO memory sitiff REG B. Side

·	BUG MAP PIN 1 IS AT UPPER RT	
9 9876543210987654321098765	<sup>343</sup> 2109876 <sup>3</sup> 432109876 <sup>5</sup> 4321098765432109876 <u>54321098765432109876</u> 5432 <sub>10</sub> 987654321	0
	V *	V U
	T *	۲
		S
	B24 B25 B26 B27	R Q
	F:*** *** *** B20 B21 B22 B23 N:***:***	P
	B16 B17 B18 B19	N M
<b>8</b>	K.:*** ==== ***==== ***==== ***	L _K_
	B12 B13 B14 B15	J
· · · · · · · · · · · · · · · · · · ·	B08 B09 B10 B11	Н -G-
	F **** B06 B07	F
		E
	B03 B04 B05 C	C
	B B30 B02 B01 A31	В
IV-25		

INFO	memoryshift	Reg.	B. Side
_			

			A		,		·		•		Δ
987	6543210	987	65432109876543 8	2109876543 7	21098765432	21098765432 5	21098765432	10987654321	098765432	109876543	321 <sub>0</sub>
· <b>T</b> UE	DE ADE		BUGS, CONSIST 8-PIN BUGS	THE OF							
		9 10	14-PIN BUGS 16-PIN BUGS 24-PIN BUGS			1					
	•										
    				•				No.			
٨										e Marith Care Indian visional acress agreement	The state of the s
**************************************											
		<del></del>	IV <b>-2</b> 6								

			ORY CONTRO			10B 60	0.0	
		REV	ECO	22 AUG 72	PINS-DOWN			
JG .I	CC PI	NS ID						
								•
		230						
		5K						
		100PF						
		500PF						
		7475						
		7475						
		7475						
		7400						
		7400		•				
		7400						
		7404						
		7408	•		•			
		7408						
		7410						
		7410	•	•			•	
		7420						
		17432						b
								į
		1 7432						
		1 7432 <u> </u>						
		1 74HZ1				•		
		7413						
		1 74H74						
		74H74				•		
		1 74H74 _						
		1 74H74			•			
		74H76	. •	·				
		74163						
		74163		•				
•	716 10	74163		• .				
<i>[</i>	VIII_1(	74163		· · · · · · · · · · · · · · · · · · ·				
9	031 10	74163						
		9601						
		74H04						
		7400		•				
2	K14 .1(	5 74193				·		
								<i>&gt;</i>

					ا ـ ا ا ، . م				
B04 B05 B06	M17 16 P27 16 P36 16 P19 14 P45 14	74193 7430	J D FO	woword	(OP440)				
ENC	0 0								
				•		·			
			•			-			
			,						·
<b>)</b>	<b>*</b>							:	
	<b>√</b>								
					,				
				•					
		<u></u>	IV-28			Name of the second		*****	<u> </u>

te man e e			•				
PART	S COUNT	コルド	memory	60N tro L			
			J				
330	1						
5K	1						
100FF 47FF	1						
500FF	1						
7475 7400	3	•					The same of the sa
7404	1						
7408	22						
7410 7420	2						
7432	.3						
7430	2						
74HZ1 7413	1					-	
74H74	<u>+</u> .4						
74476	1						
74163	5						
7200 711101	i		•				•
74193	.4	**************************************					
7474	1						
:							
•						•	
,						•	
			,		•		
••							
				— <u>,,, ,, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>	· · · · · · · · · · · · · · · · · · ·		
•							
						- Allerton Bay colds groups to got his billion of a summary star star.	
				· · · · · · · · · · · · · · · · · · ·	•		/ N

Jufo Memory Control

PIN MAP	PIN 1	IS AT	UPPER	LEFT
---------	-------	-------	-------	------

		B06	B04	B05	B0	 7		·P			
					/,			N			
	# /=====	B03	A19	A16	 808	•		M			
-11111	*					•		L			
		B02	A12 A1	0 A 0	4	A20 A		K			
	. ·							Ĵ	**************************************		
		A17	A23	A07	**************************************		- * :* ·*	Н			**************************************
				MU (	A01	A29	- * * *	G			
		A26	A05	A11	A02	A09	A15	F			
						7-7	uto	E			
		A22	.A25	A13		L A03	* m == ** **	ď			
					76 J	L AUG	1 <b>10</b> 10 <b>10</b> 10	c	***************************************		
			******					В			
	•	A24	A06 A2	8 A3	0 	A14		A			
234	5678901234	56789012	3456789012	345678901	234567	9012345	6789012345	67890123456	789012345	678901234	56789n
	. 1	2	3	4		.5	6	7	8	9	

76543210987	6543210	7 9876543210987 P	6 7654321 <sub>0</sub> 9876	5 43 <sub>2</sub> 10987	4 65432109	8765432	10987654	32109876	54321098	
		IN		ВО	37 B	05	B04	B06		P
				- 44 - 40 - 40						N
		<b>M</b>		· 🕶 🖷	A08	Δ16	A19	 Rnz	B <sub>0</sub> 1	<b>.</b> М
		L								.L
···		:K	* ******			****			<b>.</b> -	K
•	/	٠ ال	A18	A20	A04	Å1	0 A12	B02		
		iH.	* * * * * * * * * * * * * * * * * * *	A29	A01	A07	A23	A17	***************************************	<u> </u>
		.G	* * * * · · ·						· · · · · · · · · · · · · · · · · · ·	
		F	A15	A09	Δ02	~~	Д05			F
		Ε			*****			ACO.		E
		·D								C
		c		A03 A2	1 A	13	A25	A22	A27	· C
		В		A14	A30		8 A06	A24	,	8
	named attention to the con-	Α				37 		73 <i>H</i>		Δ
543210987	6543210	9876543210987	654321098765	43210987	65432109	8765432	109876543	321098765	54321n98	7654321n
9	8	7	6	45	4		3	2	1	0
	8-PIN	CONSISTING OF								
13	14-PIN 16-PIN 24-PIN	BUGS								

	DEN MERCE	ORY BUFFER			100 G000	
	REV	ECO	22 AUG 72	PINS-DOWN		
BUG LCC	PINS ID					
	14 74H04		,			
	14 74H04					
	14 74H04					*****
	14 7408					
	16 74175	•				
	16 74175					
	16 74175		·			
	16 74175					
	16 74175					
	16 74175		•			
	16 74175					
	16 74175					
	16 74175			•		
	16 74175					
	16 74175					
	16 74175				•	
	16 74175					,
	16 74175					<u>}</u>
	16 74175				•	ļ <sub>20</sub>
	16 74175				•	C
	24 74199					
	24 74199					
	24 74199					
	24 74199	<del></del>				man and the contract of the co
	14 74H00			•		
A26 B49						
301 D 1						
902 D 9						
B03 F 1						
804 F 9	14 7451					
905 D17			•			
306 D25			• •			
807 F17	14 7451					
B08 F25	14 7451					
B09 D41	14 7451					4
810 D49						
B11 F41			•	· .		
						r .
	$\mathcal{O}$	IV-32			,	$\overline{}$

2 F49 14 7451	main memory	Buffer
3 D57 14 7451 4 D65 14 7451 5 F57 14 7451	•	
6 F65 14 7451 7 D33 14 7404 8 F33 14 7404	•	
1 B65 14 102J 2 B17 14 102J 3 B 1 14 102J		
D 0 0		
	·	
	•	•
kada Lud		
V		
•		
		•
	· ·	
· · · · ·		*
	IV-33	

× /

PARTS COUNT	i main memory Buffer	
74H04 3 74N8 2 74175 16		
74199 4 74H00 1 7451 16		
7404 2 102J 3		
:	•	
bod bod CC		
^		
	· • •	· · · · · · · · · · · · · · · · · · ·
: :		
		<del>18   18   18   18   18   18   18   18  </del>
	IV-34	

main momory Buffer

PIN MAP		PIN	1 IS	AT	UPPER	LEFT
---------	--	-----	------	----	-------	------

A05	A06	A13	A14	A07	Α(	8	A15	A16	_ <del>`</del>	,		
				0	n aan an a							
								<b>*</b> * = * * *	1			
	A21	A23			A22		A24					
	(	) (	)		(	)	(	)	K			
									IJ			
	· · · · · · · · · · · · · · · · · · ·					~ ~ ~ ~ ~ ~ ~			н			
109	A17	A10	A18	A11	A:	19 	A12	.A20	G			
		., 4, 40 40	* :d * * * * * * *					****	F			<del></del>
303	B04	B07	B08	B18	B11	B12	B15	B16	F			
 30ï	B02	B05	B06	817	B09	B10	B13	B14	ס			
				,				** *****	С	***************************************		
									В			
₹03 <sub>.</sub>	A01	R02	A04 	A02	A25	.A26	A03	:R01	- Α			
1070	56789012345	6789012	345678901	23456789	0123456	7290123	45678901	2345678901	23456	78901234	5678901234	+56789n
1294	1	2	-3	201-010	4	:5	6	7	20170	8	9	n

9 9876543210987654321098	765432	7 109876543	6 21 <sub>0</sub> 987654	,5 321098	7654321	4 098765432	3 10987654	2 32109876	1 543210987	654321
	IN -	A16	A15	Α(	08	Д07	A14	A13	A06	A05
	Į <b>V</b>							•		
	.L									-
	ïκ	)	A24 (	)	A22 (		)	A23	.A21	(
	ان		*****					· · · · · · · · · · · · · · · · · · ·		. =
	н						,			
	G ·	A20	A12	Α.	19 	A11	A18	A10	A17	A09
								•		
	· F ·	B16	B15	B12	811	B18	B08	B07	B <sub>0</sub> 4	B03
	Ε									
•	D		****				· · · · · · · · · · · · · · · · · · ·			
		B14	B13	B10	B09	B17	B06	B05	B02	B01
•	:C -		****						*************	
	В									,
	Δ.	R01	A03	A26	A25	A02	A04	R02	A01	R03
9876543210987654321098 9 8	765432	109876543	21 <sub>0</sub> 98765 <sup>4</sup>	321098 5	765432:	109876543	210987654 3	32109876 2	543210987	654321
THERE ARE 47 BUGS. CO	UGS									
27 14-PIN B 16 16-PIN B 4 24-PIN B	UGS UGS					**************************************				

	REV	ECO	22	AUG 72	NTIAL DE Pi	NS-DOWN	9/18/72		OB 6000	***************************************		
JG LQC PI				- <del>-</del>	. •							
			<u>'</u>				22					
01 T30 (	7402				•							
	7402							•				
03 V25 (	7402		······································									
	74161			•								
05 F47 16		•										
	74H04					•			· · · · · · · · · · · · · · · · · · ·			
	7404				•							
	7400											
09 K 8	7400									······		
	7400											
11 H 9 (	7400											
	7400											
13 T 6	7400				,				•			
	7404											
15 R35 (	7408								· · · · · · · · · · · · · · · · · · ·			
16 T22	7408											
17 R19	7410						•		•	•	•	Į
	7420						***************************************	· · · · · · · · · · · · · · · · · · ·				
19 K16	7410				•	•						
20 T14	7432				•							
21 V41	7402			·				<del> </del>				
22 R 3	74H21											
23 V33	74H05										• .	
24 R43 1						<del></del>	<del></del>		***************************************			
25 P44 1												
26 D23 1	6 74H76				•							
	0 74H74			······································			<del></del>	w				
28 P20	0 7451ñ			•								
29 M16	0 74874							•				
30 P12	74874											
31 R11	74820			•								
31 R11 32 K24 33 P 4 34 V 9	74511			•								
33 P 4	7420				·····							
34 V 9	PC9601											
35 V49	7437				• .							-
01 H51	7470								· · · · · · · · · · · · · · · · · · ·			
	7470											

:							150.0					
			<u>.</u>	<u>~</u> -	M 1	Control	0-1109	50 0	- OFF	<del>6</del> 0		
B03	K58	16	74161	Illom	homon	Comme	) for NA	777. 24	geo Cu			<del></del>
	H59		74161 7400		V		\		U	•		
	P61		7408								•	
	F56		7402									<del></del>
	D32		7400						•			
			74161									
			74161									
			74161									
			74161		•							
			74161			•						
	•		74161									
C07	D40	0	7402									
800	H25	16	7485									
C09	M41	16	7485									
			7485_									
C11	B20		74161						·		,	
	B29		74175									
			74174									
	B12		7474_									
	P28		74H5n									لمسا
	M24		74450					,			<del></del>	7
	K41		74450				•			•		が
	H34		74450		i e	•			•			Λ
	P36 H 1		74H5n 74H60									
	D48		74860									
	B38		74460			*						
END												
	Ū	·					•					
												<u>, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>
				•				•	•	•		
	•		•									
;												
:				*		•						
											,	
1												
:												
						·		·				

Р	ARTS COUNT	mai	nen	ory	contro	l for	NASA	Segue	ntal	
,				<b>V</b>		·				i
7402	6		<del></del>							<del></del>
74161	11									
74104	1		<del></del>		· · · · · · · · · · · · · · · · · · ·					
7404	2				,					
7400	8			•						
7408	3				· · · · · · · · · · · · · · · · · · ·		······································		<del></del>	
7410	2									
'7420 '7432	2									
7482 74H21					· · · · · · · · · · · · · · · · · · ·		······			
74821	1		,							
741176	3									
74474				···						
74810	1	٠			•	•				
74874	2					•				
74520	i						· · · · · · · · · · · · · · · · · · ·			
74511	.1	•			•		*	•		L
MC9601	1									Þ
7437	1									
7470	2									
7485	3				•			· _		*
74175	. 1									
74174	1									
7474	<u> </u>				·					
74450	5									•
74460	<i>,</i> <b>3</b> ⋅									
				<del> , </del>	•			0		
			_	,						
•						•				
			·	· · · · · · · · · · · · · · · · · · ·						
			•							
			•	. •						
			· · · · · · · · · · · · · · · · · · ·							
		•								

main menory control fur DASA Sequential
PIN MAP -- PIN 1 IS AT UPPER LEFT

1 2 3 4 5 6	7 8 9 0
12345678901234567890123456789012345678901234567890123456789012345678	•
A34, A27 A03 A23 A21 A35	· V
	:ប
	T
A13 A20 A16 A01 A14 A02 A12	S
A	R
A22 A31 A17 A10 A15 A24 A04	G
	P
A33 A30 A28 C15 C19 A25 A06 B06	
· 我也我们的我们,我就会是我们,我们是我们的我们,我们是我们的我们,我们是我们的我们,我们会会会会会会,我们会会会会会会。	N það
	M
A18 A29 C16 C05 C09 B02 B04	^ ــــــــــــــــــــــــــــــــــــ
	•
A09 A19 A32 C02 C17 C10 B03	K
	· J
	. н
C20 A11 A08 C08 C18 C06 B01 B05	
	G
	F
\$67 C01 C04 C03 A05 B07	E
	D
C13 A26 B08 C07 C21	C

В						B 4	unory cont	Tol NIA	SA See
A	Ç14	C11	C12	C22		Α	2		
123456	789 <u>01234</u> 5678 1	901234567 2	890123456 3	,789 <sub>012345</sub> 6 4	7890123456789 <sub>012</sub> 5 6	2345678901234 7	6789 <sub>01</sub> 23456 8	78901234 9	56789 <sub>0</sub> 0
•									٠
<b>1</b>						,			
<b>V</b> 1					•				
								·	•
	·								
						·			·
		IV-41							J

BUG MAP -- PIN 1 IS AT UPPER RT main wenony controllor NASA Seg. 

			<b> A</b>	35 A21	A	23	A03 A	27 A3	4	•
	<u>'U</u>									U
	<b>'T</b>									Т
		**************************************	A12	A02	114	A01	A16	A20	A13	
	S	: 400 400	;	~						S
	:R			~~~~~						R
	!Q		A04	A24	Д15	A10	A	17 д31	A22	6
	,b			200000						F
	•	B06	A06	A25	:C19	C15	A28	A30	A33	Ť
	!N									۱.
<b>₹</b>	Mi	:====== B0	 4					A29 A1		·P
V V)	· .L							Mese Temp		l
	: <b>K</b>			~				~~~~		.ř
	IJ	80	3 .C	10 C17	C	2	A32	A19 A0	9	<u> </u>
	iH .									
	;G	B05	B01	C06	:C1	18	C08 A	08 A1	C2(	- :F 0 - :6
										_ ,(
	' <b>F</b>	 B0	7 A	05 (	 	:C04	.co1	A07		F
	3.	· • • • •								E
	. م							7		
M. A			C	21 (	07 B	08	A26	C13		
	: <b>C</b>									(
	<b>;B</b>									E
					22	C12	C11	:C14		

		F	BACKUP BU	FÈER			108 .6000	
<i> </i> L	- 1	0	REV	ECO	22 AUG 72	PINS-DOWN		
UG	LCC	PI	NS ID					
. 0 1	K07	1 /1	ANGOZIA					
			AMSOK41 Amsok41			•		e.
			AMS0641					H
04	R23		AMS0641					
	K32		AMS0641	•	· .			
06	M32	14	AMS0641					•
07	P32	14	AMSOK41					
804	R32		AMS0641					
109			10131		÷			
110			10131	•				
111			10131					
			10131			•		
13			10131	*				
14			10131					
			10131 10131		•	Control of the Contro	•	
			10131			•		
			10131					t and the second
			10131				•	` ' '
20			10131				•	. <b>t</b> q
	M12	16	10131					
			10131					
123			10131					
124	M42	16	10119					
125	R42	16	10119			•	ì	
126			10119			•		
			10119			,		
			10119		•			
			10119		· · · · · · · · · · · · · · · · · · ·			
			10119		•			
131	V62	16	10119			•		•
32	F52	16	10119					
33	02	16	10119					
38	T 2	16	10119					
34	MO	16	10119		**************************************			
37	V32	16	10119			•		
	105							
•			/ X ·			/ 'X		and the second s
			$-\bigcirc$	IV-43		O		<del>()</del>

041 V 2	16 10110 16 10102	Backup		11						
A42 R 2	16 10102	•								
A43 V52	16 10109		······································							
	16 10109									
	16 10109						•			
	16 10109				· · · · · · · · · · · · · · · · · · ·					
	16 10102									
	16 10102				•		•			
	16 10111									
A50 B22	16 10102				•					
	16 10109									
	16 10111									
A53 K52										
	16 10131	* ************************************								
A55 D52		· 								
	14 899-1-1									
R57 B42										
R58 F42									•	
R59 K42										
	14 699-1-19					<del></del>				t and
	14							•		0
	14									Ç
	14 899-1-1				•				···	
	14 899-1-1					•				
R66 R52	14 899-1-1	50								
R67 B60	2 RC07-91						· · · · · · · · · · · · · · · · · · ·			
R68 F60	2 RC07-91				•					
R69 X70	2 RC07-91									٠,
R70 H60	2 RC07-91									
R71 B10	2 RC07-91			•	•			•	•	
R72 F11	2 RC07-91									
R73 K11	2 RC07-91							· · · · · · · · · · · · · · · · · · ·		<del></del>
R74 M11	2 RC07-91			•					•	
R75 X69	2 RC07-100	) ·								
R76 X56	2 RC07-100	)					•			
777 X67	2 RC07-100	<b>)</b>	•							
R78 X59	2 RC07-100	)					•			
179 M20	2 RC07-100	)								
880 D30	2 RC07-100	=								

R81 T71 2 RC07-100	Bock up Buf	Jos.				
R82 D71 2 RC07-100		7				
R83 D60 2 RC07-100 R84 D20 2 RC07-100						
R85 P60 2 RC07-100						
R86 K60 2 RC07-100						
R87 B58 2 RC07-100						
R88 K20 2 RC07-100		· · · · · · · · · · · · · · · · · · ·				
R89 B12 2 RC07-100						
R90 B30 2 RC07-100						•
R91 B71 2 RC07-100 R92 K71 2 RC07-100						
R92 K71 2 FC07-100						,
R93 P71 2 RC07-100	•	•				
R94 B20 2 RC07-100						
R95 D10 2 RC07-100			•			
R96 H20 2 RC07-100						
R97 B14 2 RC07-100						
R98 B16 2 RC07-100	•					
R99 B18 2 OMIT		•				
END 0 0	•					dad
						ري <b>8</b>
		··				φ
			•			- A
·		+			•	
•		•				
				•		
						·
<u> </u>						
•		,				
			,			
	,		**************************************	***		
•		•				
					•	
•						
				•		
		·				•
	·					
	•		4.	•		
( )		———( <u>}</u>	· · · · · · · · · · · · · · · · · · ·			

			up Beffer	
AMS0641 10131 10119	8 18 13			
10110 10102 10109 10111	3 5 5 2			
10111 899-1-150 RC07-91 RC07-100	11 8 24		•	
OMIT	1	·		
		•		
			•	
^ 				

# Backup Buffer

#### PIN MAP -- PIN 1 IS AT UPPER LEFT

<u> </u>	123456789	01234567890	1234567890	123456789	1234567890	123456789 <sub>0</sub> * *	7 12345678901 * **	2345678	8 9012345678	90123456789	90
!						: <b>*</b> *	***	W			
	A41	· · · · · · · · · · · · · · · · · · ·	A39	A37	A38			V	<u> </u>		
			*****	, m m = m m m m m m m	ASC	A43	A31	U			
							,				
	A09	R65	R64	R63	R60	A54	A15	· T			
			***			·=,		S			
	****		: *** == == == == ==					R			
	A42		A04	80A	A25	R66	A30		•		
							·	Q			j.
					****	*	*	Р	<del></del>		<u>_</u>
	A10	RA2	A03	A07	A20	A44	A29	· * <b>A</b> I	•		
		• •						N			
	A36	*====* A21	AQ2	A06	A24	A45	A14	M			
		*======				:0000000	ALT				
	· · · · · · · · · · · · · · · · · · ·	*						14			
_	A35	452	A01	A05	R59	A53	A28	K			
		******	****			*	***********	٠ <b>J</b>	•		
						*		Н			
•	A11	,48	A18	A47	A19	A46	R56				
	,							G			
	, A34	*		A17	R58			F	•		
_		******	······································			.A32	A27	Έ			
						•		-			
		ر		· · · · · · · · · · · · · · · · · · ·		-( ´j———				(`)	·····

D -							± ·======	- + D	tackur	2 Berffer
c	A12	ες <u>Δ</u>	A16	A49	A22	A55	A13	- :* :C		a people
B ·-		t * ;*• * * :*	A50	A51	.R57	· <b>*</b> :	*	- * B		
A -		·* * * * *			167.	*	#	• : <b>*</b> ′ A		
12	3456789	1234567890	1234567890	123456789	0123456789	0123456789	0123456789	9012345	678901234567	'850123456789 <sub>0</sub>
					:	5	6	7	8	9 0
					•					
		· · · · · · · · · · · · · · · · · · ·								
			•		•					
t=rb									,	
<u>1−3</u>										
		<del></del>								·
							-			
	***************************************			·· <del>·</del>		,		· · · · · · · · · · · · · · · · · · ·		
			······							
					-		•			
	•:									
		~	IV <b>-</b> 48							- Total of the second of the s

9 .8		7	6	5	4	Sackup	11	
9 98765432109876543210					4 098765432:	3   10987654321	2 .0987654321	1 098765432
		** *	* *					<u> </u>
	· W	·** :*	1 <b>*</b>	······································				
·	v	A 7 4	Λ <i>t</i> -					·
	:U	A31	A43	. A38	A37	A39		A41
	۲.	<u> </u>	**************************************	1000000				
· ·	; <b>S</b> :	*	A54	R60	:R63	R64	R65	A09
	.R		0.4					
	<u> </u>	A30	R6g	A25	A08	A04	THE PERSON NAMED OF THE PERSON NAMED AND ADDRESS OF THE PERSON	A42
	P	*	***********		· # # # # # # # # # # # # # # # # # # #			
	IN .	A29	A44	A20	A07	Д03	R62	A10
	iM		*****				*	
	.L	A14	A45	A24	A06	A02	A21	A36
	K		*****		, m m m m m m m		**	
	: ل	A28 *	A53	R59	A05	A01	A52	A35
	, IH	***	*****				******	
	·G	R56	A46	A19	A47	A18	A48	A11
	F		***					°
	Ξ.	A27	A32	R58	A17		R61	A34
	ب <b>۵</b> ۰		*********		· · · · · · · · · · · · · · · · · · ·	*****	*======	*
,		A13	A55	A22	A49	A16	A23	A12

Backup	Befler	C *		*			*	*	*	
P		B *	 A26	** *		A51	*A50	* * * * *	*	E
		A :*		: <b>*</b>	,	/## <b>#</b> ####	*	* * * * *	****	1
	987654321098765		765432		098765432				10987654321	
9		7	•	6	5	-4	3	2	1	0
THERE ARE	98 BUGS, CONS 0 8-PIN BUGS 19 14-FIN BUGS 46 16-PIN BUGS 0 24-PIN BUGS	S S S	F							
								•		
		,								
			· · · · · · · · · · · · · · · · · · ·						•	
al .					,		,			
<b>€</b> 3										
										<del></del> ,
										·
				•	•					
	.—————————————————————————————————————	)			· · · · · · · · · · · · · · · · · · ·			· · · · · · · · · · · · · · · · · · ·		

	O REV	CCRRECTOR ECO	2.2 AUG 72	PINS	-DOWN		6000		
3UG LOC	PINS ID								
101 B62	16 10131	•							
402 V62	16 10131								
	16 10131	•							
	16 10131	,							
05 D62	16 10131								
	16 10131								
	16 10131								
	16 10131								
	16 10131								
	16 10131								
A11 K22	16 10131								
A12 022	16 10131								
A13 K 2	16 10131								
A14 K 2	16 10131								
A15 D Z	16 10131								
MIC POS	16 10102						•		
MT1 MG2	16 10102 16 10102			•					بي ن
	16 10102								
M20 D52	16 10102		· · · · · · · · · · · · · · · · · · ·		,		· · · · · · · · · · · · · · · · · · ·		
A21 B42	16 10109						•		
	16 10109								
A23 H42	16 10102	- · · · · · · · · · · · · · · · · · · ·			***************************************		**************************************	***************************************	
	16 10102			• •			•		
	16 10102								
	16 10102			,		•			
A27 T22	16 10102		•						
A28 P22	16 10102								
A29 M22	16 10102		,						
A30 H22	16 10102			•					
A31 T 2	16 10102		TT TIE TO 1811 2 1111 111 111 111 111 111 111 11		·····				
	16 10102								
	16 10102				•				
	16 10102								
	16 10102								
A36 H 2	16 10102		:				•		

•

- .-

7 F22 16 10 38 V32 16 10	1102 Synorome Col	rrector 1				
39 V22 16 10	11 <u>0</u>			·		
+0 V12 16 10	)11ñ				•	
11 V42 16 10 12 F 2 16 10	)110 )102		·			
13 P52 14 89	99-1-R150			•		
14 F52 14 89	99-1-R150					
	99-1-R150			a.		
	99-1-R150 99-1-R150					
8 R12 14 89	99-1-R150	•				
9 K12 14 89	9-1-R150					
0 F12 14 89	99-1-R150					
1 X64 2 RC	07-47 07-100					
32 X63 2 RC	07-100					
54 B38 2 RC	07-51 07-100					
55 B37 2 RC	07-47					
6 D13 2						
7 R71 2		•				
8 B71 2 9 H52 2	*					
9 H52 2 0 F32 2				·		<b>3</b> 2
1 H12 2		•				(
2 H54 2						
3 K71 2						
4 M71 2						
5 B52 2 6 B12 2						
6 B12 2 7 B18 2						
8 H32 2						
9 F71 2	•			•		
0 H71 2						
1 H34 12	•					
2 B16 2 3 B14 2		·				
4 B32 2						
5 B35 2						
6 B54 2						
7 834 2						
8 D14 2						
	·	<del>(, )</del>	· · · · · · · · · · · · · · · · · · ·		(*)	
	IV-52	A. Sandarian	•			

A79 X38 2	synprome correctors	
480 X28 2		
181 X18 2		
185 X56 S		
183 X32 2		
184 X34 2		
85 X67 2		
86 X69 2		
87 X71 2		
88 X66 2		
89 P71 2		
90 B59 2		
91 B58 2 92 B57 2		
192 B57 2 193 B56 2		
194 X61 2		
95 X60 2	•	
196 M58 2	•	
97 X51 2		
98 X55 2		
99 X57 2		
ND 0 0		
		· · · · · · · · · · · · · · · · · · ·
		Ę.
	·	
•		
1		
/ / Y		/ ' '\
	IV-53	

10131 10102 10109	15 21 2				 		
10110 899-1-R150 RC07-47	8 2					 •	
RC07-100 RC07-51	2 1 44	•		·		 	
							1.
							,
·							

### SYNDROME CORRECTOR 1

#### PIN MAP -- PIN 1 IS AT UPPER LEFT

1 012345678901234	567890123456789 <sub>01</sub>	5 234567890	1234567890	7 123456789012	8 23456789012345 <u>6</u> 789012345678	90
: <b>≱</b>	**** * * *	*:	* * * *	* ** ** * *	. <b>X</b>	
:*	**** ** **	;	* * * *	* ** ** *	W	
	19+90 ·****				V	
A40 A39	A38	A41	A06	A02	V	
- M - M - M - M - M - M - M - M - M - M	,			· • • • • • • • •	U	
: 40 AN LES	# ¶ • ₩ • ·		*		<b>T</b>	
A27	*	AGS				
· ## ## ## #	# <b>* *</b> * * * .		: <b>*</b>		S	
· · · · · · · · · · · · · · · · · · ·	4 T a d a :			*	R	
Ā48 A10	.A45	A26		A03		
			· · · · · · · · · · · · · · · · · · ·	*	G	1-4
	# <sup>44</sup> No 100 gg			·	<b>D</b>	ري د م
A28		A25	A43	A16	r	Ň
· * = • •	M = 4 4 2			*	N	
1 40 40 mg a	d 4 = = = .	:	.*	·====== *	M	
A29		80A		A17		
: 🗢 👄 🚓 .	# # # # # # .		:*		.L	
· · · · · · · · · · · · · · · · · · ·	# # # # # · · · · · · · · · · · · · · ·			·	K	<del></del>
Ä49 A11	A46	A24	•	A18		•
				********	·J	
( <u>*</u>			rate rate		ម	
A30		A23	Sept. Sept.	A 0 4	<u>.</u>	
: <b>*</b>	· · · · · · · · · · · · · · · · · · ·		* *		G	
	====================================			· · · · · · · · · · · · · · · · · · ·	· <b>E</b>	
A50 A37		A07	A44	A19		
****	*			*:	<b>E</b>	
}	***************************************		-( ' <u>)</u>		· · · · · · · · · · · · · · · · · · ·	

A15	**	A12	A47	A22	A20	A05	D C			
A35	* * * *	A34	* ** **	A21	:* * ****	A01	* B			
 23456785ö	* * * * * 1 2 3 4 5 6 7 8 9	n123456789n	* ** **	01234567890	* * ****		, ,	890123456	700010745	789.
1	1254-0167	2 3		4 . 5	6	7	1234967	8	9	(
									**************************************	<del></del>
		•		·						
		-						·		
				•					<u> </u>	
						·				
				·						<del></del>
						Min - 1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-				
							······································			
	A35 23456789	A15 	A15 ** A34	A15 ** A12 A47  ** * * * * A34  ** * * * * * * * * * * * * * * * * *	A15	A15	A15 ** A12 A47 A22 A20 A05  ** * * * * A34	A15 ** A12 A47 A22 A20 A05 C	A15	A15

. 9 8	7			5	4	3	2	1	0
765432109876543210	98765432109	87654321	0987654321	0987654321		0987654321	0987654321	0987654321	
	.х * *	· ** ***	* '* :* '*		* * *	' <b>≭</b> ः <b>≭</b>	*		X
	W * *	* :** :** :*:	* :* :* :*		* * *	* *	*	andia ora kan historia ar se pilon ili dendes e e e e e e e e e e e e e e e e e e	V
	V -								
	<b>V</b>	A02	A06	A41	A38	A39	A40		1
	ΙÚ,	NVE			*******				
	<b>'T</b>		: <b>:</b>		•				
			: <b>*</b>	A05		A27		A31	
	:8		: <b>*</b>						
	.R :* =		·				g >		
		A03	•	` A26	A45	A10	A48	A14	
	.Q ∗ -								
	P :::						•		
	F :# '-	A16	A43	A25		A28	٠	A32	
	N :* -			/ <b>###</b>					•
. ·									
	M * =		: <b>*</b>			******			
	L * -	A17	. 400	80A		A23		A33	
	de A		•						
	:K ∗ -								
	•	A18		A24	A46	A11	A49	A13	
	- * · <del>*</del> ال				*****				
	H * *		*:*		* *		:*		
		A04		A23		05A		A36	
	:G ★ •		* *		* *		:*		
	F :* -				*		~~~ <u>~</u> ~~~		
		A19	A44	A07		A37	A50	A42	
	Έ * •			:	*				
	)D ·-						**		
		A05	A2ñ	A22	A47	A12	-	A15	

Syndrane C	correct	tor 1	:c -			- # 4 4 4 4 4 4			**		С
			B *	A01	**** * *	A21	** ** **	A34	* * * * :*	A35	B
	_ ,	_	A *		**** * *		本本   本本	4	* * * * :*		ρ
9876543210	9876543	821098765 8	43210 7	98765432	1 <sub>0</sub> 98765432;	1098765432 <u>1</u> 5	0987654321	0987654321 3	098765432 <u>1</u> 2	0987654321 1	10
THERE ARE	99 RH	Ss. CONSI	STING	0F	-		·	•	_	-	
	ñ 8.	PIN BUGS PIN BUGS FIN BUGS		<u> </u>				dina a mana a			
	n 24	PIN BUGS				M			· · · · · · · · · · · · · · · · · · ·		
,											
•	- The state of the										
-d											
<b>X</b>					***	<del>,</del>			· · · · · · · · · · · · · · · · · · ·	<u> </u>	
<u>^</u>									-		
										·	
		,		· · · · · · · · · · · · · · · · · · ·			- Control - Cont			Additional data in the second section of the section of the second section of the se	
										· · · · · · · · · · · · · · · · · · ·	
					·						÷
		. <u>.</u>				<del></del>				· · ·	
		IV-58									

W L - 1 0	YNDRONE CORRECTOR	22 AUG 72	PINS-DOWN	J08 6000	
		2-7700 72	, 2000-2000		
BUG LOC FIN	S ID				
401 D 0 16	1 6 1 7 4				
A01 D 2 16 A02 K 2 16					
A03 P 2 16					
A04 P22 16					
A05 K22 16					
A06 B22 16					
A07 H42 16					
A08 P42 16					
A09 P62 16					
A10 H62 16					
A11 F 2 16					
A12 H 2 16					
A13 M 2 16					
A14 R 2 16					
A15 R22 16					
A16 M22 16				·	
A17 H22 16				•	•
A18 D42 16					
A19 F22 16				,	
A20 D22 16					
A21 B42 16					
A22 F42 16					
A23 K42 16				•	
A24 M42 16					
A25 R42 16				•	
A26 R62 16					
A27 M62 16				•	
A28 K62 16				·	
A29 B62 16					
A30 D62 16					
A31 F62 16		•			
A32 T46 16		·			
A33 T36 16		•			
A34 T26 16		·			•
A35 T16 16	10110				
R36 M52 14	899-1-150				,
R37 F52 14	899-1-150				
			<u>, .</u>		<i>j</i> .

			• *		
38 N	132 1	LL I	e99 <u>-1-1</u> 50	syndrome connector 2.	
9 1	-32 14	4 ~ }	899-1-150		
o I	412 1	4	899-1-150 899-1-150 899-1-150 125MW-47		
1 1	F12 1	4	899-1-150		
2	B e :	2	125MW-47		
13 1	B 6 .	2	125MW-100		
+4 1	B10	2	CMIT		
	256 <sup></sup>	2	125MW-100		
46	B54	2	125MW-47		
75	B60	2	CMIT	•	
	B58	2	CMIT		
			125MW-4.7K		
			CMIT		
			CMIT		•
			CMIT		
			CMIT		
			CMIT		
	V34		CMIT		
	H52	2	125MW-51		
		2	125MW-51	·	, ,
	B32		125MW_51		1
	D12	5	125MW_51	,	<del>44</del> <
	D14	2	125MW-51 125MW-51		Maria A
	B40 M71	2	125MW-51		
	D60	2	125MW-51		
	D50	2	125MW_51		
	D16	2	125MW-51		
	K12	2	125MW-51		
	D32	2	125MW_51		
	H40	2	125MW-51		
	H54	2	125MW-51		
	D34	2	125MW-51		•
	B50	2			
	B71	2			
	D54	2			
69	B38	2	125MW-51		
68	D40	2	125MW-51		
67	D71	:2	125MW-51		
	B52_	2	125MW-51		
	D52	2	125MW-51		
64	P32	:2	125MW-51		
					,

3 K14	2 125MW-51	SYNDrome.	CORRECTOR 2
+ B36	2	,	
5 B12	2		
	:2		
7 D36	2		
B D18	.5		
9 F71	.2		
0 F50	2		,
1 F30	2		
2 F10	.2		
3 H50	,5		
4 K71	2		
K10_	2		
6 M50	2		-
7 M30	12		
8 M10	:2		
9 P71	2		
P34	12		·
L V54	2		
2 V38	2		
Ö	0		
	·		
	•		
			•
	•		
			$oldsymbol{\cdot}$
	·		
		<del></del>	

PARTS	COUNT	SyNDrome	Corrector 2	······································	
10131	10			· .	
10102 10109 10110	15 6		-		
899-1-150 125PW-47 125PW-100	6 2 2		·		
OMIT 125MW-4.7K 125MW-51	9 1 22				
	.22				
			·		
<u>.</u>		,	•		
<b>→</b>					
					,
					•
				•	

# Syndrome Corrector 2

IV-63

#### PIN MAP -- PIN 1 IS AT UPPER LEFT

	1274567890127456789	2 3	4 5	6 7 8 789 <sub>01</sub> 2345678901234567890	9 0
٧	12545676707012344676.	* * * * * *	:* *	V	[5242016301524261030
U		* * * * *	<b>′</b> ≉∴ <b>*</b>	U	
<b>T</b>					
•	A35	A34 A3	3 A35	•	
S	. = 9 = 1			S	
R				/====== R	
	A14	A15	.A25	A26	
0	- 4, 16, 17, 17, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18		· · · · · · · · · · · · · · · · · · ·		
P		***	· * * * • • • • • • •	·======= ·* ·p	
	E0A	A04	80A	A09	
N	: M =	*****		.====== * N	
M				* M	<del>`</del>
•	A13 R40	A16 R38	A24 R36	A27	<b>#</b>
L		*****			
'K	***	· · · · · · · · · · · · · · · · · · ·	· * * * * * * * * * * *	·	
••	A02	A05	A23	A28	•
J	· · · · · · · · · · · · · · · · · · ·	: # • • • • • • •	: ** ** ** ** ** **	* J	
н				·====== :# :H	,
	A12	A17	A07	A10	
G		· # # # # # # # # #	(本 ) 中央の中央の中央の日本 (本 )本		
F				· * F	,
	A11 R41	A19 R39	A22 :R37	A31	
E				· · · · · · · · · · · · · · · · · · ·	0
D		·*************************************	* ************	** :* :======= :* :D	
	A01	A20	A18	A30	
C		*****	·* ·**********************************	* * * * C	

` : <b>*</b>	* * *	· ** ** ** ** ** **	- *	(本 (本 )本 (三年年		· · · · · · · · · · · · · · · · · · ·	* B	Sylvan	ome Con	ector
:#	· ** ** **	A06	- *	A2 * * * * * ~ = =	1	A2 	29 :* A	• • • • • • • • • • • • • • • • • • •		
123456	78901234567	789012345678			5678901234		5678901234			7890
	1	2	.3	. <b>4</b>	-5	:6	7	8	9	0
					A AND TO THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF					
									· · · · · · · · · · · · · · · · · · ·	
					•					
			A							····
		•								
										÷
		•						· · · · · · · · · · · · · · · · · · ·		
									•	•
# <b>4</b>							<del></del>		<del></del>	
000				6						. <del></del>
									•	
							· ·			
-										
		·								
					4				•	
				•		·				
					<del></del> ; -	·			į	
		IV-64			Secretary.				•	•

9 765432109876543210987	654321	7 098765#z2	6	5	.4	3		2	reafor2	ſ
		070190432	*	321098765 **	*:*	54321098	7654321	098765432	1098765432	10
	! <b>U</b>		*	: : <b>*</b>	: <b>*</b> : <b>*</b>	· * * * * *			:	
	۲.		•	******						
	S			A32	Д33	A34		A35		
	:R				<u>.</u>					
		A26			125	: = -				
	G			· w	1 <u>E</u> J	~-	A15		A14	
	′P :∗					* * ===				
		A09		A	108	- का	A04		A03	
	N *					* :* -==			, no	
	M :*	A27		:*		*			*****	
a:	L :*	MC/	.N.	36 A	24 R	38 *	A16	R40	A13	
	(K ∗						•		· · · · · · · · · · · · · · · · · · ·	
1		A28		Δ	23	****	A05	: <b>*</b> *	*****	:
	* لا			***			#U-	: <b>*</b> ·*	A02	;
	:H *		*	·* :******						
•		A10		A	σ7	_ 4.	A17		A12	
	G <b>*</b>		*	* *	:	· ** *** *	7 # 7 # # # # # #		.======= WTC	
	F *				_					
	• •	A31	R.	37 A	22 R3	* 30	440		*	
	E *			:*	22 R3	リブ	A19	R41	A11	
•	г.					<b></b>			*******	
	n :*	A30	·*	* * = = = = =	***	* *		* * * * :*		
•	:C :∗		: :**::**:::**:::**:::	A *: *:	18	نف نف	A20		A01	
	<u> </u>		- <del>के कि कि</del>	·# ·# ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~		· 本 · 本 · 本 · 本 · · · · · · · · · · · ·		* * * * :*		(
	B *	A29	** ** *	:* :*====	* * * * 21	*	A06	:*	:* * :*	
							HUB			

/ L	- 1	0	REV	ECO	H COUNTER AND IN 22 AUG 72	PINS-DOWN	JOB 6000	the trade of the state of the s
UG	roc_	PIP	S ID					
n i	HZO	16	10131					
			10131			•	•	
			10131				<del></del>	
			10131					
			10131					
			10131					
			10131					
			10131					
			10131					
			10131					
			10131					
			10131	<del></del>				
			10131					
			10131	•				•
			10131				<del> </del>	<del></del>
			10131					
			10131	•				â
			10131					
119	T52	16	10131	:•		•		
			10102		•			
21	D22	16	10102					
122	D12	16	10102					
123	D 2	16	10102			•		•
124	D42	16	1039					
			1039					
			1039					
			10119					<del>, , , , , , , , , , , , , , , , , , , </del>
			10119	• .				
			10102					
			10102					
32	P12	16	10109			•		
33	P62	16	10109					•
34	T32	16	10109			-		
			10109	•				
36	P42	16	10109					
			10109			•		
38	M12	16	10109			,		
			-/ }	·		<u> </u>		
				/-				
				IV <b>-</b> 67			•	

```
Backsearch Counter & Interface BD
A40 V22 16 10110
A41 H52 16 10109
 42 V32 16 1011n
    H42 16 10110
 01 B36 10 TERM
 02 B31 10 TERM
 03 B26 10 TERM
 04 B21 10 TERM
    B16 10 TERM
    B11 10 TERM
 07 B 6 10 TERM
    B 1,10 TERM
 09 855 10 TERM
    K 2 14 899-1-150
K43 K12 14 899-1-150
    K22 14 899-1-150
    K32 14 899-1-150
    T12 14
           899-1-150
           899-1-150
 51 F42 14
           899-1-150
 53 M62
        14 899-1-150
         2 RC07-100
    B41
R56 B42
         2 RC07-100
    B43
         2 RC07-100
         2 PC07-100
    B44
R59
         2 RC07-100
    B60
    B61
         2 RC07-100
         2 PC07-100
R61 X34
R62 X35
         2 RC07-100
R63 X36
         2 RC07-100
R64 X37
         2 RC07-100
         2 RC07-100
R65 B62
R66 B63
         2 RC07-100
    B64
         2 RC07-100
         12 RC07-100
    867
         2 RC07-100
    898
         2 RC07-100
    869
         2 RC07-100
         2 RC07-100
    870
         2 8007-100
R75 X39
                         IV-68
```

76 X40 77 V42	2 RC07-100 2 RC07-150	BackSearch	, counter a	nd Inte	rface	BD		
7 V42 1 B71	2 :KCU/=150 2							
2 B66	2							
3 K10 4 K20	2							
5 K30	2							
6 K40	2			. ,				
7 T20 8 T50	2							
9 F50	5							
0 F60	2							
1 M76 2 B45	.5			· · · · · · · · · · · · · · · · · · ·				
3 X38	2							
lo n	0							
10.00								
-				r				
•						•		
1-7				•				
S S								•
							1	
	•							
			•		•	·		
<u> </u>				<u> </u>				
		•	•					
							•	
				•				
		·					<u>,</u>	
								Z**
	()			— <u>(</u> )———				— <u> </u>

FARTS FOUNT Backsearch Coupter and Interface B.D.	FARTS COUNT	Backsearch	r Coup	ter and =	Interfa	Jee B.D.
---	-------------	------------	--------	-----------	---------	----------

10131	19
10102	6
1039	. 3
10119	2
10109	8
_10110	.4
TERM	9
899-1-150	9
RC07-100	20
RC07-150	1
	13
•	

223

## Backsearch Counter & Interface BD

#### PIN MAP -- PIN 1 IS AT UPPER LEFT

K_	1234567890	1234567890	1234567890	1234567890	1234567890	123456789 <sub>0</sub>	12345678901	8 9 0 L23456789012345678901234567890 X	
N				*****				W	
V		A37	A40	A42	:*			V	
J		1 42 50 50 50 50 50 50			:*			Ü	
r 		R48	A35	A34	R49	A19		· <b>T</b>	
5	•	*	, M D a z M 4 N D	****		***************************************		S	
₹ 1	A28	A12	A29	A13	A30	A14	A31	R	
-	· · · · · · · · · · · · · · · · · · ·		· ** ** ** ** ** ** ** **					P	
!		Ā32	A15		A36	A16	A33	N .	,
	A09	Ā38	A10	A11		·	R53	M	().
	*****						(	.L	
	R42	R43	R44	R45				:J	
	A G 4	Ā03	A02	A01	A42		·	Н	
_	***	*****			A43	A41	A17	G	
	. 80A	Ā07	A06	A05	.R51	:R52	A18	, <b>F</b>	•
		· 44 44 44 44 44 44			·====== :*	*	, 45 46 to 46 46 46 46	E	

Δ	23	A22	A21	A2	0	424	A25	A39	o BackSoarch	ountee
T08	T07.	Ţ06T05	T04	103702	**: T01	***= A26 ***	T09	********		
1234	56789 <sub>0</sub>	1234567890	0 <b>123</b> 45678 2	9012345 3	6789 <sub>012</sub> ;	34567 <sub>8</sub> 9	0123456789 5	012345678901 6 7	.23456789 <sub>01</sub> 234567 8	890123456789 <sub>0</sub> 9 0
						•				
			•							
			•							
7 /1						•				
		-	,				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
- <del></del>				5						
	المهربي المراجع		IV-72	. ,			The same of			

### BUG MAP -- PIN 1 IS AT UPPER RT Bock Search Coreston

9 9876543210987654321098765	7 43210987654321	6 Lo987 <u>6</u> 5432:	-5 1098765432	.4 1098765432	3 1 098765432	2	1	0
	X			*****	1000,00,00	1070.00.02	1070700402	X
	!W			****				W
	<b>V</b>		:*	A42	Д40	Д37		V
	'U		*			, AO /		U
·	<b>T</b>		*	.======		·*		T
	\S	A19	R49	A34	A35	R48		s
	.R	/889eee	· • • • • • • •		1 <b>4 4 4 4 4 4 4 4</b>			R
	A31	A14	A30	A13	A29	A12	A28	G
	р			Without the state of the state				P
	A33 .	A16	A36		A15	A52		, N
C7	M			. # # #				M
<b>Ö</b>	R53			A11	A10	Д38	A09	L
	·K	•		:*	* ·======= R44	* R43	*	К
	IJ			*	*	*	* =====	J
	H	A41	A43	A01	A02	E0A	A04	Н
	G							G
	A18	*R52	.R51	A05	A06	A07	A08	F
	Έ	*	*	· *** *** *** *** *** *** *** *** *** *		***		·Ε
	A39	A25	A24	A20	A21	A22	A23	D
			_ <u></u>				<del></del> 0-	

	8 *****	****	**						
	A *****	T09	A26	701	T02T03	T04	T05T06	T07	708 
•			:	0.0074	E#304000=	65u 70a	00876E430	409076	5,1321
76543210987654321098 9 8	7654321098765 7	432109876543 6	2109876543 5	4	3	034321	090765752 2	102010	J4021
ERE ARE 94 BUGS. CO	NSTSTING OF								
n 8-PIN B 9 14-PIN B 42 16-PIN B	UGS UGS								
n 24-FIN B	UGS					,			· · · · · · · · · · · · · · · · · · ·
						·			
	·								
			٥						

AUG 22.1972	BACKPLANE									
CFCLK										
	P 90	PART-1								
	G 73 G 74	107167-2								
SLĈF	G / T									
SLCF	P 91									
	F 94									
	H 94									
	K 94									
	M 94									
ICCLK										
	P 86									
	E 64									
SLIF			·							
	P 88									
	F 75									
	H 75									
	K 75									
	M 75	•	•							
CFUNT										
CD RCPCF	P 74									
CA RCPCF	P 16									
$Q_{\mathcal{D}}$	F 86									
Λ	H 86									
	K 86	•								
	M 86									
OVACNT										
	P 75									
	G 71	•								
	G 72									
·· CPOVT	·									
	P 72									
	G 77									
	G 78									
SRCL										
	P 90 F 92 H 92 K 92 M 92									
	F 92									
	H 92									
	K 72									
	17 7 <b>2</b>									
			( ;							
To the state of th		<b>™</b>	<b>*</b> *							

CFWG							
	P 38 F 50						
ICWG	P 22	 					
	F 51 H 51						
<u> </u>	K 51						
WCPCA	M 51						
	P 44 K 95			1			
	M 95	 			-		
WCPCB	P 66	<b>,</b> ‡			•		
######################################	F 95 H 95						
SCPC	F 61			•	·		
	F 69				, .		
	H 69 K 69		• .		•		
T PCLKF	M 69						
<del></del>	P 58 G 94	 					
	J 94 L 94						•
RCPIF	N 94	 		<u>. · · · · · · · · · · · · · · · · · · ·</u>		•	
	P 3 F 89	 					
	H 89						
TICOTA	M 89	···	,				
WCPIA	P 45						
	P 45 K 96 M 96						
WCPIB						ad a Million accorded a futuration for an analysis of the company of the first specific and the company of the	**************************************
	F 96				•		
<del></del>	IV <b>-</b> 76	·	· O				<u> </u>

		!H 96		
	SCPI			
		°P 59 °F 74		
V		H 74		
		K 74 M 74		
	RESF	P\ / <del>*</del>	· ·	
		F 8 G 12		
		G 12	•	
		J 12 L 12 N 12		
	- CDAD	N 12		
	ERRCR	P 96		
	MAOF			
		P 14 G 10		
		ال 10 ل		
•		L 10 N 10		
:	MA1F			
<b>→</b>		P 15 G 14	•	
٨		J 14		
		L 14		
	MA2F	N 14		
·····	:: 15 2 !	F 12		
		G 16 J 16	•	
		L 16		
	44.4 ÷ =	N 16		
	MASF	P 13	•	
		G 20 J 20	•	
		L 20 N 20		
	MA4F	P 17		
		G 18		
		<b>I</b> V-77	Name of the state	<u> </u>

SAS2 SAS3	P 83	
SAS1	P 48 P 82	•
мст	L 92 N 92	
	F 47 G 92 J 92	
MA9F	L 88 N 88	
	P 46 G 88 J 88	
MASF	L 96 N 96	
	P 43 G 96 J 96	
MATE	L 84 N 84	
UPOF	P 42 G 84 J 84	· · · · · · · · · · · · · · · · · · ·
MAGF	L 86 № 86	
	P 10 G 86 U 86	
PASF	L 18 N 18	

	P 81	provide a contribution of the first term of the contribution of th				
MC3B	F 27					٠
•	E 40					
MC 48	F 49					
	E 56					
MC5B	p 50					
	E 41					
MC68	p 52					
	P 52 E 48					
MC 7B	P 51					
	P 51 E 80					
MCAB	p 63					
	E 49					
MC 9B	P 64					
	E 81					
TOOWA	F 3				•	
The same of the specific terms are not as a second	G 95			_		
AWOOF	·F 4					
	F 4 G 89					
AWO1T						
The second district of	F 5 G 85		·			
AW01F	F 6					
	F 6 G 77					
AW02T	F 7	,				
	G 75					
AW02F	·F 8					-
	G 65					
AW03T	F 9					
			The second secon			

		0.7	
	AV03F	G 63	
	ARUSE	F 10	
		G 51	·
	AW04T		
		F 18	
	214 To 21 TO	G_45	· · · · · · · · · · · · · · · · · · ·
	AW04F	E 19	
		F 19 G 37	
	AW05T		
		F 34	
		G 35	
•	AW05F	r 75	
		F 35 G 23	
	AW06T		
	F#()01	F 16	
		G 21	
	AWOOF		
		F 17 -G 11	E
	AW07T		
	AMOTI	F 32	
		F-32 -G 9	
	AW07F		
		F 33 G 6	•
<del></del>		G 6	
	AWOST		
		'F 66 -G 90	
	AW08F	· G - 9 0	
	F#1001	F 67	
		G 97	
	AWOST		
		F 82 G 81	•
	417005	G 81	The second secon
	AW09F	F 83	
		F 83 G 83	
	AWIOT		
		'F 64	
· · · · · · · · · · · · · · · · · · ·	<del></del> / `		
	\ \ \		

	G 69							
AW1	0F F 65							
	G 71							<del></del>
AW1	1T F 80							
	-G 57							
AW1	1F						e e	
	F 81 G 59			•				
AW1	21							
	F 87 G 39							
AW1	2F							<del></del>
	°F 84	•						
AW1	G 43							
<i> </i>	°F 85							•
AW1	G 27						· · · · · · · · · · · · · · · · · · ·	
AW1	F 78				•		• .	
	G 29		<del></del>					
AW1	.4T F 79	•					•	
	G 15							0
AW1	.4F = '76			•				Λ.
	F 76 G 17			•				
AWI	5T			•		•		
•	F 77 G 4	•						
AW1	5F			•				
	F 72 G 7	: •						•
ASO	0		engagerative milities that the thirty are the					
	F 11 G 93							
ASO	1							
	F 12							•
ASO	2							
	F 13	}						
		0-		<del></del>				
·		IV-81						

	G 73			
AS03	F 14			
	6 61			
403A	F 15			
	G 53			
AS05	F 20			
	G 33			
AS06	F 48			
AS 0.7	G 19			
AS07	F 49			
8084	G 5			
0054	F 52	·		
AS09	6 91			
F-C-07	F 53			
A\$10	G 79	•		-
	F 46 G 67		,	am)
AS11				5
	F 47 G 55		•	^
AS12				
	F 93 G 41			
AS13	F 90			
	G 25			
AS14	F 91			
	F 91 G 13		•	
AS15	F 88			
	F 88 G 3	,		
PAITI	F 36	·		
	IV <b>-</b> 82			

	_								
BAOT	T F 73							`	
BEOT	.c								
	F 71								
	. 6 23 6 24	5							
02.73	G 24	<b>+</b>				,			
B311	F 30	0							
	G 85	5							
·	G 86	6							
B701	rc	•							
	F 70 G 13	บ <b>ว</b> ั							
	6 1								
<b>871</b> 1	rc						÷		
	F 37	7	<u> </u>		<u> </u>				
······································	G 59	9		,					•
BWoo	G 60	U ,							
BWU	Η :	3							
•	:J 9	5							
BMÖ	OF		· · · · · · · · · · · · · · · · · · ·						
	Н	4							
eWo:	.J 85	7			•			•	
C WU	Н :	5							15.5
	.H :J 8!	5							66
EWO	1F					•			<del></del>
	H (	6 7							
· EWo:	2 T	•							
CWO	H	7		P					
	:J 7!	5					•		
B₩o	2F	<u> </u>							
	.H :J 6	5 5							
E Wo	31		•					,	<b>-</b> .
0 40	H 5	9							
	'J 6	3							
BWo	3F	· · · · · · · · · · · · · · · · · · ·							
	H 1	1							
_	<b>.</b>	-							_
	,			Same of the same o				<u> </u>	
		IV-83							

BNO4T							
	H 18 :J 45			,			
Bkn4F						·	
	H 19 J 37						
Bk05T							
	F 34 U 35			•			
BW05F	H 35						-
	J 23						
EW06T	H 16						
B <b>W</b> 06F	U 21						
. BWU6F	H 17		•				
BW07T	IJ 11						
	'H 32 'J 9						
EW07F	·						
` •	F 33						-
BWOST	'H 66						F. C. W
	J 90						X
EW08F	H 67						ridhim
	IJ 97						
EWOST	H 82		7				
BW09F	J 81	•					
SW077	H 83						
BW10T	J 83			,			
	H 64			The state of the s			
BW10F							
	:H 65 ∃J 71						
·			<del></del> -()			( )	
	IV-84		•		•		

Ph	11T				
	H 80 U 57				•
Bh	11F				
	H 81			•	
ni.	し 59 12T		2		
E W	121 F 87			,	
	⊬ 87 IJ 39				·
BW	12F		·		
•	H 84 J 43		•		
81.	137				
EN	H 85				
	H 85 J 27				
BW	136				
	H 78 J 29				
គ្គប	14T	•			
	H 79		· · · · · · · · · · · · · · · · · · ·		
(2) EW	ال 15				•
(20 BW	14F				
٨	H 76 J 17				
B W	157				
	H 77				
_:					
EW	15F				
	H 72	·			
BS	<b>n</b> n				
	H 11	•			,
es	J 93				
	H 12				
	H 12 J 87				
вѕ	02				
	H 13			•	
BS	- J / J ñ 3		•		
85	H 14				
	J 61				
		·			
•	- IV <b>-</b> 85	$\sim$			
	1,40)				

	BS04							
- <u> </u>	U.C.U. V	H 15						
	BS n 5							
		H 20 J 33						
·	BS06	H 48						
		J 19						
-	BS 07	:H 49						
		J 5	•				•	
	BS08	H 52				-		
	BS09	:J 91						
		H 53						
	BS10	'J 79						
-		H 46 J 67						
169<	BS11	Н 47						
٨		H 47 J 55		•				
	BS12	Н 93	· · · · · · · · · · · · · · · · · · ·					
		J 41						
	BS13	H 90						
	BS14	J 25		•		•	•	
<del></del>		H 91				•		
	B\$15	:J 13						
		H 88						
	BEITI							
	BEOTI	Н 36						
	BZOTC	<b>н 73</b>						
		H 71						
	<u></u> ∪		i	<del></del>				<del></del>
		<b>IV-</b> 86			•			

	G 27 G 28			
B2ITC				
REOTC	H 30 G 79 G 80			
	H 70 G 11 G 12			
BEITC	H 37 C 69			
CWOOT	G 70			
CWoof	К 3 L 95 К 4			
CW01T	L 89			
CWn1F	L 85 к 6			
CW02T	K 7			
CW02F	L 75			·
CWo3T	L 65			
cWo3F	L 63	•		•
CW04T	K 10 L 51 K 18			reference and a supplier of the country of departments on the country of the coun
CW04F	K 18 L 45		 · · · · · · · · · · · · · · · · · · ·	
	IV <b>-</b> 87			

				- Canal			
	CW11F	L 57					
	CW11T	K 80					
		K 65 L 71					
	CW10F	L 69					
	CW10T	L 83					
	CW09F	K 83					
		K 82 L 81		■ 1 Mills (Mills of Ally (Mills of the 1 th All (Mills of the 1 th			
	CWAST	K 67 L 97					
	CW08F	L 90					
<b>1 1 1 1 1 1 1 1 1 1</b>	CWOST	K 66					
		K 33 L 6	10 Control			•	
	CW07F	K 32					
en vermente en arravante i este en	CW07T	L 11					AND THE STATE OF T
	CW06F	K 17			·		
<b></b>	CW06T	K 16 L 21					
		K 35 L 23				MATERIAL STATES STATES AND	
	c <b>⊮</b> n5F	L 35					
	CWn5T	L 37 K 34	•				
		K 19					

			•					
		K 81 L 59						
	V	L 59						
	CW12T		•					
	•	K 87						_
		L 39			•			
	CW12F							
		K 84			,			
	and the sign	L 43						
	CW13T	v 05						
		K 85 L 27				b		
	61 16 7 F	L 21						
	CW13F	K 78	`				•	
	The second section of the section of the second section of the section of the second section of the secti	K 78 L 29						
	CW14T	- E						
	CWITI	K 79					••	1
		L 15		· · · · · · · · · · · · · · · · · · ·				
	CW14F							
,	0.01	k 76	•					:
		K 76 L 17	,					:
	CW15T							. :
73		K 77						
72×		L 4						1
	CW15F				•	•		į
		K 72 L 7						
		L .7						,
	CSOO							
		K 11						;
	- 17	L 93						ž. Y
	csoi	16 A B			w.			;
		K 12 L 87		0				
	csã2	L 01		•				,
	USUZ	'k 13						;
		K 13 L 73						
	CS03							t Ļ
	0000	K 14						
	enter a la l	L 61						:
	CS04							
		K 15						
		L 53						
	CS05						<b>\</b>	1
		TV 80						
<u></u>	•	IV <b>-</b> 89	CONTRACTOR OF THE PARTY OF THE					

K   20				•					
CSO6  K 48  L 19  CSO7  K 49  CSO8  K 52  L 91  CSO9  K 53  L 79  CS10  K 46  L 67  CS11  K 47  L 55  D CS12  K 93  L 41  A CS13  K 90  L 25  CS14  K 91  L 13  CS15  K 88  L 13  CS15  K 86  L 13  CS17  K 15  CS17  K 91  L 13  CS18  K 91  L 13  CS19  K 88  L 13  BCTT  K 73  BIOTC  K 71  G 45  C 44  BIITC  K 30			к 20						
CSO6  K 48  L 19  CSO7  K 49  CSO8  K 52  L 91  CSO9  K 53  L 79  CS10  K 46  L 67  CS11  K 47  L 55  D CS12  K 93  L 41  A CS13  K 90  L 25  CS14  K 91  L 13  CS15  K 88  L 13  CS15  K 86  L 13  CS17  K 15  CS17  K 91  L 13  CS18  K 91  L 13  CS19  K 88  L 13  BCTT  K 73  BIOTC  K 71  G 45  C 44  BIITC  K 30			L 33		- And Annual Control of the Annual Control o				
CS07  K 49  CS08  K 52  CS09  K 53  C 79  CS10  K 46  C 67  CS11  K 47  C 512  K 93  C 512  C 512  C 513  C 513  C 513  C 513  C 514  C 515  C 515  C 515  C 516  C 517  C 517  C 518  C 518  C 518  C 519  C 519  C 510  C 510  C 510  C 510  C 510  C 510  C 511  C 512  C 512  C 513  C 513  C 514  C 515  C 515  C 516  C 517  C 518  C 518  C 518  C 519  C 519  C 519  C 510  C		CSÖ6						-	
CS07  K 49  CS08  K 52  L 91  CS09  K 53  L 79  CS10  K 46  L 67  CS11  K 47  CS11  K 47  CS12  A CS13  K 90  L 25  CS14  K 91  L 13  CS15  K 88  BCITI  K 36  ECOTI  K 73  Biotc  K 71  G 43  G 44  Biitc  K 30			K 48				-		
K 49			L 19		-				
CS10  K 52 L 91 CS09 K 53 L 79 CS10  K 46 L 67 CS11  K 47 L 55 CS12  K 93 L 41  A CS13  K 90 L 25 CS14  K 91 L 13 CS15  K 88 L 13 CS15  K 88 L 3 BCITI  K 36 BCOTI  K 73 G 44  B1ITC  K 30		CS07	<b>к</b> 49						
CS08  K 52 L 91  CS09  K 53 L 79  CS10  K 46 L 67  CS11  K 47 L 55  H CS12  K 93 L 41  A CS13  K 90 L 25  CS14  K 91 L 13  CS15  K 88 L 13  ECS15  K 88 ECTT  K 36  ECOTT  K 73 E1OTC  K 71 G 45 G 44  EBITC  K 30			1 5		ar en en spakerhydra semenes i a stroptet had termen myldrifik. In men gar en man amerikan men det i kan		The second section of the sect		
K 52   L 91   CS09   K 53   L 79   CS10   K 46   L 67   CS11   K 47   L 55   L 55   L 41   A CS13   K 90   L 25   CS14   K 91   L 13   CS15   K 88   L 3   ECITI   K 36   ECOTI   K 73   ETOTIC   K 71   C 45   C 44   ETOTIC   K 30   ETOTIC   ETOTIC   K 30   ETOTIC   K 30   ETOTIC		CSOA	<b>54</b> )		•				
CS09  K 53  L 79  CS10  K 46  L 67  CS11  K 47  L 55  CS12  V 93  W 141  A CS13  K 90  L 25  CS14  K 91  L 13  CS15  K 88  L 3  BCITI  K 36  BCOTI  K 73  B10TC  K 30  B1ITC  K 30	•		K 52		0	The state of the s			
K       53         L       79         CS10       K       46         L       67         CS11       K       47         L       55       55         L       55       55         L       25       60         L       25       61         CS13       K       90         L       25       61         CS14       K       91         L       13       61         CS15       K       88         L       3       8         ECITI       K       36         PEOTI       K       73         Biotc       K       30			L 91					•	
CS10  K 46 L 67  CS11  K 47 L 55  CS12  K 93 C		CS09	<b>#7</b>						
CS10  K 46  L 67  CS11  K 47  L 55  L 55  L 55  X 93  C L 41  A CS13  K 90  L 25  CS14  K 91  L 13  CS15  K 88  L 3  BCITI  K 36  BCOTI  K 73  BIOTC  K 71  G 43  G 44  BIITC  K 30			K 50						
K 46 L 67 CS11 K 47 L 55  CS12 K 93 CS L 41  A CS13 K 90 L 25 CS14 K 91 L 13 CS15 K 88 L 3 BCITI K 36 BCOTI K 73 B1OTC K 71 C 43 C 44 B1ITC K 30			L 17					MA	
CS11  K 47  L 55  CS12  K 93  CS		CSIU	K 46			and the second s			
CS11  K 47  L 55  CS12  K 93  CS L 41  A CS13  K 90  L 25  CS14  K 91  L 13  CS15  K 88  L 3  ECITI  K 36  ECOTI  K 73  E1OTC  K 71  G 43  G 44  BIITC  K 30			L 67	,					
K 47	٠	CS11	•						
CS12 CS13  K 90 L 41  A CS13  K 90 L 25  CS14  K 91 L 13  CS15  K 88 L 3  PCITI K 36  PCOTI K 73  PIOTC  K 71 Q 43 Q 44  PIITC  K 30			K 47						
CS13  K 90 L 25  CS14  K 91 L 13  CS15  K 88 L 3  ECITI K 36  PCOTI K 73 BIOTC  K 71 G 43 G 44  BIITC K 30		1 = 2	L 55						
CS13  K 90  L 25  CS14  K 91  L 13  CS15  K 88  L 3  BCITI  K 36  BCOTI  K 73  Biotc  K 71  G 43  G 44  Biitc  K 30	þæð.	CS12	· v o3						
K 90 L 25  CS14 K 91 L 13 CS15 K 88 L 3 BCITI K 36 ECOTI K 73 BIOTC K 71 G 43 G 44 BIITC K 30	<del></del>		1 41		· · · · · · · · · · · · · · · · · · ·				
K 90 L 25  CS14  K 91 L 13  CS15  K 88 L 3  BCITI  K 36  ECOTI  K 73  B10TC  K 71 G 43 G 44  B1ITC  K 30	<b>₩</b>	CS13			•				
CS14  K 91 L 13  CS15  K 88 L 3  BCITI K 36  BCOTI K 73  BIOTC  K 71 C 43 C 44 C 44  BIITC  K 30		0010	K 90						
CS14			L 25					•	
CS15  K 88  L 3  BCITI  K 36  BCOTI  K 73  B10TC  K 71  G 43  G 44  B1ITC  K 30		CS14			•				
K 88			K 91		ne des references au village de la company de la compa	and the second s		i v	
K 88 L 3 BCITI K 36 PCOTI K 73 BIOTC K 71 G 43 G 44 BIITC K 30		C\$15							
BCITI  K 36  ECOTI  K 73  BIOTC  K 71  G 43  G 44  BIITC  K 30		.0013	K 88						
ECITI  K 36  PCOTI  K 73  BIOTC  K 71  G 43  G 44  BIITC  K 30			L 3						
B10TC  K 71  G 43  G 44  B1ITC  K 30		BCITI		•					•
B10TC  K 71  G 43  G 44  B1ITC  K 30			K 36			and the second			
B10TC  K 71  G 43  G 44  B1ITC  K 30		ECOLI	·v ·73	•			•		
K 71 G 43 G 44 B1ITC K 30		RIGTC	η. το				0		
B1ITC K 30		21010	K 71			-		;	
B1ITC K 30			Q 43	•					
K 30			G 44						
		BIITC	77. 70	•			•		
IV-90			.K .3U					/ /	
IV-90		—( )—			— (mar)	e var makende de le vergin y a aldragen som som og med med staden som og skrivet for en en en en en en en en e		Same and the same	
			IV <b>-</b> 90			anno anno es estado es em el composición missos en estado en estad		The state of the s	<u> </u>

		G 81						
	BEOTC	6 82						
		K 70						
		K 70 G 9 G 10		,	·			
	BEITC	K 37						
	•	K 37 G 55 G 56						٠
	DWOOT			 				
		M 3 N 95·						
	DWOOF	M 4	, <u>, , , , , , , , , , , , , , , , , , </u>					
		N 89						
	DW01T	M 5						
		N 85		 				
<del>}</del>	CW01F	M 6 N 77				•		
174	Cho2T	AL AND AND A STREET OF THE PARTY OF THE PART						
٨		M 7 N 75						
	Dho2F						n an ann agus special contributable substitute the large special contribute to the large special contribute to	
		:M 8 N 65						
	DWOST	M 9				•		
		M 9 N 63						
	DW03F	M 10 N 51						
	Ck04T	N 51	•					
	CROTI	M 18 N 45						
	Ck04F							
		M 19 N 37						
<u> </u>	DW05T	M 34					•	
		IV <b>-</b> 91					*****	

		¹N: 35					
	DW05F						
		M 35					
	DWn6T	N 23					
	UWD61	M 16					
		N 21				-	
	DW06F						
		M 17 N 11					
	DW07T						
		M 32					
	DW07F	N 9					
	EWU/F	۲ 33					
		Λ 6					-
	DWnat	·N		· •			
		M 66 N 90					
	CW08F				,	•	
		M 67					
	CVOST	N 97				described \$1 - 17 x 1 x 1 miles for the described by the second of the second of the second described by the second of the secon	
	LWUSI	M 82	•			•	
P.F.		N 81					
<b>\(\rightarrow\)</b>	DW09F	M 83					
$v_{\downarrow}$		N 83					
	DW10T						-
		¥ 64					
	CW10F	N 69					
	2410,	M 65					
		N 71					
	DW11T	98 M	•				-
		N 57					
	CW11F	•			Marketin Marketin (Marketin (Marketin (Marketin (Marketin (Marketin (Marketin (Marketin (Marketin (Marketin (Ma		THE CASE ALONG A SECOND TO BE ADMITTED TO THE PROPERTY OF THE
		M 81 N 59					
	DW12T					PETERSON COMPANIES COMPANIES COMMANDE AND EXPERIMENTAL COMPANIES AND ANALYSIS OF THE COMPANIES OF THE COMPANIES COMPANIES.	THE RESIDENCE OF THE WINDS AND THE RESIDENCE OF THE PROPERTY NAMED AND THE PERSONNELS AND
		M 87					
				<u> </u>			**************************************
	Page 1	IV-92					i rayi"
	··		man rud ornini di kimandir sandamana kirini di danagana kirini di danagana kirini da danagana kirini da danagana kirini da danagan kirini				

		1∖ 39				 		
	DW12F				1			
		r 84	•					•
		N 43	and a series of the series of			 		
	CW13T		*					
		M 85	1					
		N 27						
	DW13F	78 م	v .	*				•
		N 29	•					
	CW14T		0					
	CMIAI	79 م						•
		N 15						
	CW14F							
	<b>5 17 2</b> 11	N 76						
		r 76 N 17					and the second s	
	CW15T		AND A STANDARD COMMENTS OF THE STANDARD STANDARD COMMENTS OF THE STANDA					
		N 77						
		N 4	The state of the s			 		
	DW15F						•	
		۲ 72						
		۸ 7				 	and the state of t	
	DSOO	M. 11						
		N 93			•		·	
	DS01	- K 30	e paga yan yan agamanan yang mana manahan anang sayah na manahan mana sayah na da bada sa					
-	DSUI	M 12						
7		· · · · · · · · · · · · · · · · · · ·						
— <del>(3)</del> —			*****					
٨								
					•		ing game designs you specifying again as a residence of an includable a company of process that the	
	and the second s	and the second s	Region I and the residence of the region of					
					,			
			,	•				
			ener in visit de l'égales, personne speciel avec linis rainel pièce file que specielle des alles et l'es et l'e					
				1				

## BACKPLANE PART.Z

	N	87	
DS02	: ! <b>N</b>	13	
	N	73	
DS03		·	
	M	14	
DS04	N	61	
DS04	' <b>N</b> :	15	
		53	
0805			
,		20	
2004	N	33	
DS06	iM	48	
		19	
DS07			
		49	
DSn8	N	5	
DC () B		52	
	.N	91	
DS09			
	N.	53 79	
DS10	.18		•••
		46	
	١N	67	
DSII	:M	47	
	N	55	
DS12			
		93	
DS13	N	41	
0013	M	90	
		25	
DS14		•	
		91 13	
DS15	- 14%	Ţu.	
	. 16	AA	

IV-94

BOCTC	N	3	
-60010	M	71	
		49	
BOITC	G	50	
20170	M		
		75	
	C	76	
BAOTC			
.2		70	
		15	
	C	16	
BHITC			
		37	
•		57	
	·G	58	
BCITI		7/	
2227	M	36	
BCOTI	+86	~ 7	
P13V	. :M	73	
P13V	_	42	
		54	
		42	
		54	
	-	42	
		54	
	!N	42	
	·N	54	
MOTV		, ,	
	:G	46	
		46	
	.L	46	
		46	
GND	.,,	•	
<del></del>	G	47	
	G	47	
	G	48	
	·G	49 50	
	·G	50	
	;G	51	

```
180
```

```
(X)
(X)
         110F1
                         G 7
G 8
R 75
R 76
         P5V
                         6 31
6 32
6 62
9 61
         B13F
                        G 45
```

```
R 10
S 85
S 86
C2T2
                     R 11
R 12
S 89
S 90
 I10F2
                     R 77
R 78
T 87
T 88
SAZT
                     R 79
R 80
T 85
T 86
 IST
                     R 87
R 88
S 93
S 94
14F
                    R 89
R 90
S 87
S 88
S23F
                    S 9
S 10
T 7
T 8
S22F
                    S 51
S 52
T 9
T 10
CCNLEN
                    T 79
IN ī
```

	ICBFC	C 62
	ICBFC	C 63
		C 4
	•	D 63
		D 4
		E 72
	ICDFA	
	100/ 7	C 8
		C 80
		D 8
		D 80
		E 65
	MCK1	
	1.0112	C 96
* - 114		C 24
		D 96
		D 24
		E 73
	MCK2	
		C 94
		C 25
		D 94
·		:D 25
		E 88
	CSRLF	
		:C 85
		C 15
	•	D 85
1.3		·C 15
(Da)		E 20
00 14	OUT1	
^		:C 83
	MUXA2	
		:C 58
		¹C 58
		E 85
:	MUX82	
		C 61
		D 61
		E 94
	MUXC2	
	<i>:</i> :	


```
C 60
D 60
E 71
OPFC
               C 86
C 16
D 86
D 16
E 38
INO.
                     3
GIDF
               C 40
D 40
E 21
SEDF
               C 41
D 41
E 67
GFDF
               C 38
D 38
E 89
MUXA1
                    7
7
               :C
               ď
               E 84
MUXB1
               C 6
D 6
E 96
MUXĈ1
               C 5
D 5
E 70
OUTO
               C 12
VD01
                                               MINUS
                   9
               C
                                               VOLT -
VCD2
               'C 10
```


V 000 V


	D 10	
VDD3	C 36	WIRED
VCD4	D 36	
	C 39 D 39	
'VDD5	C 64	
VDD6	D 64	
	C 65	
VÖDŽ	C 92	
VCD8	:D :92 :C :95	
TNS	D 95	
OUT3	0 62	
IN2	D 83	
CUTŽ	. D 3	
ICHT	D 12	
ICAT	E 54	
LCW	E 55	
MED	E 74	
·HI	Œ 75	
512	E 68	
∱'K	E 69	
:2K	E 76	
O	IV-103	


(A)

E 77 4K E 66 eĸ E 95 16K E 92 32K E 93 64K E :90 NSUP NSDN MCF E 39 NDSYC E 78











191<





POLDOUT PRAME 2 192<




COMP SIDE 1


UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLEMANCES: SURFACE:	RECOUNTY NAME OF THE PARTY NAM	7	LINKABIT CORPORATION
XX± XXX±	CHECK ENGINEER	NAM MEMORY BOAK	
	PROJECT	<u> </u>	
SPEC		SIZE ()	200E 1DENT NO. DEG NO. 1657 1000149









the gray was a second








MATOUT FRAME 2




EMEET / OF Z 199<














PLOOUT FRAME 1

















209<


FOLDOUT FRAME 2









212 COLDOUT FRAME








214<

DOUT FRAME











OLDOUT FRAME


218<

R< DOUT FRAME 2







OLDOUT FRAME




FOLDOUT FRAME

221< DOLDOUT FRAME







OLDOUT FRAME

224< MILDOUT FRAME

